AD7771BCPZ datasheet(6/99 Pages) AD

6 / 99 page

Data Sheet

AD7771

Rev. 0 | Page 5 of 98

SPECIFICATIONS

AVDD1x = 1.65 V, AVSSx1 = −1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = analog ground (AGND) (single-supply operation),

AVDD2x − AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx− = 2.5 V AVSSx (internal/external), master clock

(MCLK) = 8192 kHz for high resolution mode and 4096 kHz for low power mode, ODR = 128 kSPS for high resolution mode and 32 kSPS

for low power mode; all specifications at TMIN to TMAX, unless otherwise noted.

Table 1.

Parameter

Test Conditions/Comments

Min

Typ

Max

Unit

ANALOG INPUTS

Differential Input Voltage Range

VREF = (REFx+ − REFx−)

±VREF/PGAGAIN

Single-Ended Input Voltage Range

0 to VREF/PGAGAIN

AINx± Common-Mode Input Range

AVSSx + 0.10

(AVDD1x +

AVSSx)/2

AVDD1x − 0.10

Absolute AINx± Voltage Limits

AVSSx + 0.10

AVDD1x − 0.10

DC Input Current

Differential

High resolution mode

±4

Low power mode

±1

Single-Ended

High resolution mode

±8

Low power mode

±2

Input Current Drift

pA/°C

AC Input Capacitance

PROGRAMMABLE GAIN AMPLIFIER (PGA)

Gain Settings (PGAGAIN)

1, 2, 4, or 8

Bandwidth

Small Signal

High resolution mode

MHz

Low power mode

512

kHz

Large Signal

High resolution mode

See Figure 39, Figure 40, and Figure 44

Low power mode

See Figure 42, Figure 43, and Figure 47

REFERENCE

Internal

Initial Accuracy

REF_OUT, TA = 25°C

2.495

2.5

2.505

Temperature Coefficient

±10

±38

ppm/°C

Reference Load Current, IL

−10

+10

DC Power Supply Rejection

Line regulation

Load Regulation, ∆VOUT/∆IL

100

µV/mA

Voltage Noise, eNp-p

0.1 Hz to 10 Hz

6.8

µV rms

Voltage Noise Density, eN

1 kHz, 2.5 V reference

273.5

nV/√Hz

Turn On Settling Time

100 nF

1.5

External

Input Voltage

VREF = (REFx+ − REFx−)

2.5

AVDD1x

Buffer Headroom

AVSSx + 0.1

AVDD1x − 0.1

REFx− Input Voltage

AVSSx

AVDD1x − REFx+

Average REFx± Input Current

Current per channel

Reference buffer disabled,

high resolution mode

µA/V

Reference buffer precharge mode

(pre-Q), high resolution mode

600

nA/V

Reference buffer disabled,

low power mode

4.5

µA/V

Reference buffer pre-Q,

low power mode

100

nA/V

Reference buffer enabled,

high resolution mode

nA/V

Reference buffer enabled,

low power mode

nA/V

AD7771BCPZ 데이터시트(PDF) 6 Page - Analog Devices

AD7771BCPZ 데이터시트(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

데이터시트 다운로드

링크 URL