16-Bit, 310 MSPS, 3.3 V/1.8 V Dual

Analog-to-Digital Converter (ADC)

Data Sheet

AD9652

Rev. B

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2014–2017 Analog Devices, Inc. All rights reserved.

Technical Support

www.analog.com

FEATURES

High dynamic range

Noise spectral density (NSD) = −156.7 dBFS/Hz input noise

at −1 dBFS at 70 MHz

NSD = −157.6 dBFS/Hz for small signal at −7dBFS at 70 MHz

90 dB channel isolation/crosstalk

On-chip dithering (improves small signal linearity)

Excellent IF sampling performance

Full power bandwidth of 465 MHz

On-chip 3.3 V buffer

Programmable input span of 2 V p-p to 2.5 V p-p (default)

Differential clock input receiver with 1, 2, 4, and 8 integer

inputs (clock divider input accepts up to 1.24 GHz)

Internal ADC clock duty cycle stabilizer

SYNC input allows multichip synchronization

Total power consumption: 2.16 W

3.3 V and 1.8 V supply voltages

DDR LVDS (ANSI-644 levels) outputs

Serial port control

Energy saving power-down modes

APPLICATIONS

Military radar and communications

Multimode digital receivers (3G or 4G)

Test and instrumentation

Smart antenna systems

FUNCTIONAL BLOCK DIAGRAM

DDR DATA

INTERLEAVER

LVDS OUTPUT

DRIVER

ADC

DRVDD

CSB

AVDD3

AVDD

SPI

SDIO

SCLK

PROGRAMMING DATA

DUTY CYCLE

STABILIZER

DIVIDE 1

TO 8

DCO

GENERATION

REF

SELECT

MULTICHIP

SYNC

SYNC

AGND

PDWN

DCO–

DCO+

D15± (MSB)

TO

D0± (LSB)*

OR+, OR–

CLK–

CLK+

VIN+A

VCM

RBIAS

VIN–B

VIN+B

VIN–A

VREF

SENSE

AD9652

ADC

16

*THESE PINS ARE FOR CHANNEL A AND CHANNEL B.

Figure 1.

GENERAL DESCRIPTION

The AD9652 is a dual, 16-bit analog-to-digital converter (ADC)

with sampling speeds of up to 310 MSPS. It is designed to

support demanding, high speed signal processing applications

that require exceptional dynamic range over a wide input

frequency range (up to 465 MHz). Its exceptional low noise

floor of −157.6 dBFS and large signal spurious-free dynamic

range (SFDR) performance (exceeding 85 dBFS, typical) allows

low level signals to be resolved in the presence of large signals.

The dual ADC cores feature a multistage, pipelined architecture

with integrated output error correction logic. A high performance

on-chip buffer and internal voltage reference simplify the inter-

face to external driving circuitry while preserving the exceptional

performance of the ADC.

The AD9652 can support input clock frequencies of up to

1.24 GHz with a 1, 2, 4, and 8 integer clock divider to generate

the ADC sample clock. A duty cycle stabilizer is provided to

compensate for variations in the ADC clock duty cycle.

The 16-bit output data (with an overrange bit) from each ADC

is interleaved onto a single LVDS output port along with a

double data rate (DDR) clock. Programming for setup and control

are accomplished using a 3-wire SPI-compatible serial interface.

The AD9652 is available in a 144-ball CSP_BGA and is

specified over the industrial temperature range of −40°C to

+85°C. This product is protected by pending U.S. patents.

PRODUCT HIGHLIGHTS

1.

Integrated dual, 16-bit, 310 MSPS ADCs.

2.

On-chip buffer simplifies ADC driver interface.

3.

Operation from 3.3 V and 1.8 V supplies and a separate

digital output driver supply accommodating LVDS outputs.

4.

Proprietary differential input maintains excellent signal-to-

noise ratio (SNR) performance for input frequencies of up

to 485 MHz.

5.

SYNC input allows synchronization of multiple devices.

6.

Three-wire, 3.3 V or 1.8 V SPI port for register programming

and readback.