전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

US4881 데이터시트(PDF) 6 Page - Micro Electronics

부품명 US4881
상세설명  CMOS Low Voltage High Sensitivity Latch
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICRO-ELECTRONICS [Micro Electronics]
홈페이지  http://www.microelectr.com.hk
Logo MICRO-ELECTRONICS - Micro Electronics

US4881 데이터시트(HTML) 6 Page - Micro Electronics

  US4881 Datasheet HTML 1Page - Micro Electronics US4881 Datasheet HTML 2Page - Micro Electronics US4881 Datasheet HTML 3Page - Micro Electronics US4881 Datasheet HTML 4Page - Micro Electronics US4881 Datasheet HTML 5Page - Micro Electronics US4881 Datasheet HTML 6Page - Micro Electronics  
Zoom Inzoom in Zoom Outzoom out
 6 / 6 page
background image
US4881 CMOS Low Voltage High Sensitivity Latch
3901004881 Rev 1.5
24/July/01
Page 6
US4881
CMOS Low Voltage High Sensitivity Latch
Physical Characteristics
* MARKING:
1st Digit (4)
= Series (4880)
2nd Digit(1)
= Year - 2001
Last Digits (05) = Week of Year
4105
1.30
1.00
0.10
0.00
3.10
2.70
3.00
2.60
0.50
0.35
1.80
1.50
chip
0.66
0.56
0.20
MIN
0.25
0.10
2.10
1.70
0.90
0.70
*
1.55
1.45
0.95
0.85
SOT-23 Hall Plate / Chip Location
SOT-23 Package Dimensions
NOTES:
1.) Controlling dimension: mm
2.) Lead thickness after solder plating will
be 0.254 mm maximum
3.) Package dimensions exclude molding
flash
4.) The end flash shall not exceed 0.127
mm
on each side of package
5.) Tolerance is 0.254mm unless otherwise
specified
PINOUT:
Pin 1
V
DD
Pin 2
Output
Pin 3
GND
3
2
1
Bottom View of Package
U48
105
1
2
3
*
All Dimensions in millimeters
2.13
1.87
0.45
0.41
Marked
Surface
1.53
1.27
UA Hall Plate / Chip Location
1.60
1.40
45o
Typical
4.30
3.90
2.64
2.34
0.84
0.63
3.20
2.80
1.75
1.55
0.48
0.43
0.20
0.00
0.41
0.35
1.30
1.24
2.57
2.51
5o
Typical
45o
Typical
0.38
Typical
(see note 3)
15.5
14.5
0.41
0.35
UA Package Dimensions
* MARKING:
Line 1:
1st digit (U)
= Supplier (Melexis)
2nd and 3rd digits (48)
= Series (4880)
Line 2:
1st digit (1)
= Year (2001)
2nd and 3rd digits(05)
= Week of Year
PINOUT:
Pin 1
V
DD
Pin 2
GND
Pin 3
Output
NOTES:
1.) Controlling dimension: mm
2.) Leads must be free of flash and
plating voids
3.) Do not bend leads within 1mm
of
lead to package interface.
4.) Package dimensions exclude
molding flash
5.) Tolerance is 0.254mm unless
otherwise specified
For the latest version of this document,
Go to our website at:
WWW.melexis.com
Or for additional information
Contact Melexis Direct:
Europe and Japan
USA and rest of the world
E-mail: sales_europe@melexis.com
E-mail: sales_usa@melexis.com
Phone: 011-32-13-670-780
Phone (603)-223-2362



Html Pages

1 2 3 4 5 6


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com