AD9608 datasheet(9/41 Pages) AD

9 / 41 page

AD9608

Data Sheet

Rev. C | Page 8 of 40

TIMING SPECIFICATIONS

Table 5.

Parameter

Descriptions

Limit

SYNC TIMING REQUIREMENTS

tSSYNC

SYNC to rising edge of CLK+ setup time

0.24 ns typ

tHSYNC

SYNC to rising edge of CLK+ hold time

0.40 ns typ

SPI TIMING REQUIREMENTS

tDS

Setup time between the data and the rising edge of SCLK

2 ns min

tDH

Hold time between the data and the rising edge of SCLK

40 ns min

tCLK

Period of the SCLK

2 ns min

Setup time between CSB and SCLK

2 ns min

Hold time between CSB and SCLK

10 ns min

tHIGH

SCLK pulse width high

10 ns min

tLOW

SCLK pulse width low

10 ns min

tEN_SDIO

Time required for the SDIO pin to switch from an input to an output relative to the

SCLK falling edge

10 ns min

tDIS_SDIO

Time required for the SDIO pin to switch from an output to an input relative to the

SCLK rising edge

2 ns min

Timing Diagrams

tPD

tSKEW

tCH

tDCO

tCLK

N – 16

N – 17

N – 1

N + 1

N + 2

N + 3

N + 5

N + 4

N – 15

N – 14

N – 13

N – 12

VIN

CLK+

CLK–

CH A/CH B DATA

DCOA/DCOB

Figure 2. CMOS Default Output Mode Data Output Timing

tPD

tSKEW

tCH

tDCO

tCLK

CH A

N – 16

CH B

N – 16

CH A

N – 15

CH B

N – 15

CH A

N – 14

CH B

N – 14

CH A

N – 13

CH B

N – 13

CH A

N – 12

N – 1

N + 1

N + 2

N + 3

N + 5

N + 4

VIN

CLK+

CLK–

CH A DATA

DCOA/DCOB

CH B DATA

CH B

N – 16

CH A

N – 16

CH B

N – 15

CH A

N – 15

CH B

N – 14

CH A

N – 14

CH B

N – 13

CH A

N – 13

CH B

N – 12

Figure 3. CMOS Interleaved Output Mode Data Output Timing

AD9608 데이터시트(PDF) 9 Page - Analog Devices

AD9608 데이터시트(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

데이터시트 다운로드

링크 URL