전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADCMP566BCP 데이터시트(PDF) 7 Page - Analog Devices

부품명 ADCMP566BCP
상세설명  Dual Ultrafast Voltage Comparator
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADCMP566BCP 데이터시트(HTML) 7 Page - Analog Devices

Back Button ADCMP566BCP Datasheet HTML 3Page - Analog Devices ADCMP566BCP Datasheet HTML 4Page - Analog Devices ADCMP566BCP Datasheet HTML 5Page - Analog Devices ADCMP566BCP Datasheet HTML 6Page - Analog Devices ADCMP566BCP Datasheet HTML 7Page - Analog Devices ADCMP566BCP Datasheet HTML 8Page - Analog Devices ADCMP566BCP Datasheet HTML 9Page - Analog Devices ADCMP566BCP Datasheet HTML 10Page - Analog Devices ADCMP566BCP Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
ADCMP566
Rev. 0 | Page 7 of 16
Pin No.
Mnemonic
Function
22
VEE
Negative Supply Terminal
23
NC
No Connect. Leave pin unconnected.
24
VEE
Negative Supply Terminal
25
GND
Digital Ground
26
QA
One of two complementary outputs for Channel A. QA will be at logic high if the analog voltage at the
noninverting input is greater than the analog voltage at the inverting input (provided the comparator is
in the compare mode). See the LEA description (Pin 30) for more information.
27
QA
One of two complementary outputs for Channel A. QA will be at logic low if the analog voltage at the
noninverting input is greater than the analog voltage at the inverting input (provided the comparator is
in the compare mode). See the LEA description (Pin 30) for more information.
28
GND
Digital Ground
29
NC
No Connect. Leave pin unconnected.
30
LEA
One of two complementary inputs for Channel A Latch Enable. In the compare mode (logic high), the
output will track changes at the input of the comparator. In the latch mode (logic low), the output will
reflect the input state just prior to the comparator’s being placed in the latch mode. LEA must be driven
in conjunction with LEA.
31
LEA
One of two complementary inputs for Channel A Latch Enable. In the compare mode (logic low), the
output will track changes at the input of the comparator. In the latch mode (logic high), the output will
reflect the input state just prior to the comparator’s being placed in the latch mode. LEA must be driven
in conjunction with LEA.
32
GND
Analog Ground



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com