전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9430 데이터시트(PDF) 20 Page - Analog Devices

부품명 AD9430
상세설명  3.3V A/D Converter
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9430 데이터시트(HTML) 20 Page - Analog Devices

Back Button AD9430 Datasheet HTML 16Page - Analog Devices AD9430 Datasheet HTML 17Page - Analog Devices AD9430 Datasheet HTML 18Page - Analog Devices AD9430 Datasheet HTML 19Page - Analog Devices AD9430 Datasheet HTML 20Page - Analog Devices AD9430 Datasheet HTML 21Page - Analog Devices AD9430 Datasheet HTML 22Page - Analog Devices AD9430 Datasheet HTML 23Page - Analog Devices AD9430 Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 45 page
background image
AD9430
Rev. E | Page 19 of 44
ANALOG SUPPLY
CURRENT CMOS
MODE
ANALOG SUPPLY
CURRENT LVDS
MODE
OUTPUT SUPPLY
CURRENT LVDS
MODE
OUTPUT SUPPLY
CURRENT CMOS
MODE
ENCODE (MSPS)
100
220
140
160
180
200
120
400
0
350
50
250
150
300
200
100
80
60
40
20
0
Figure 30. IAVDD and IDRVDD vs. Clock Rate (AIN = 10.3 MHz @ –0.5 dBFS)
170 MSPS Grade, CLOAD = 5 pF
ENCODE (MSPS)
450
400
350
300
250
200
150
100
50
0
90
80
70
60
50
40
30
20
10
0
100
140
160
200
220
240
120
180
ANALOG SUPPLY
CURRENT LVDS MODE
OUTPUT SUPPLY
CURRENT LVDS MODE
OUTPUT SUPPLY
CURRENT CMOS MODE
ANALOG SUPPLY
CURRENT CMOS MODE
Figure 31. IAVDD and IDRVDD vs. Clock Rate
(AIN = 10.3 MHz @ –0.5 dBFS), 210 MSPS Grade, CLOAD = 5 pF
SINAD
SNR
SFDR
ENCODE POSITIVE DUTY CYCLE (%)
10
60
90
20
40
50
70
80
30
85
50
80
75
70
65
60
55
Figure 32. SINAD and SFDR vs. Clock Pulse Width High
(AIN = 10.3 MHz @ –0.5 dBFS, 170 MSPS, LVDS)
ENCODE POSITIVE DUTY CYCLE (%)
80
75
70
65
60
55
50
20
40
50
70
30
60
80
SINAD
SNR
SFDR
Figure 33. SNR, SINAD, and SFDR vs. ENCODE Pulse Width High,
(AIN = 10.3 MHz @ –0.5 dBFS, 210 MSPS, LVDS)
ILOAD (mA)
08
147
2
1.4
0
1.2
1.0
0.8
0.6
0.4
0.2
RO = 13Ω TYP
5
36
Figure 34. VREFOUT vs. ILOAD
TEMPERATURE (°C)
–50
10
95
–30
–10
30
50
70
90
–2.0
1.5
–1.0
1.0
0.5
0
–0.5
–1.5
% GAIN ERROR
USING EXT REF
2.0
Figure 35. Full-Scale Gain Error vs. Temperature
(AIN = 10.3 MHz @ –0.5 dBFS, 170 MSPS/210 MSPS, LVDS)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com