전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9280-EB 데이터시트(PDF) 7 Page - Analog Devices

부품명 AD9280-EB
상세설명  CMOS A/D Converter
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9280-EB 데이터시트(HTML) 7 Page - Analog Devices

Back Button AD9280-EB Datasheet HTML 3Page - Analog Devices AD9280-EB Datasheet HTML 4Page - Analog Devices AD9280-EB Datasheet HTML 5Page - Analog Devices AD9280-EB Datasheet HTML 6Page - Analog Devices AD9280-EB Datasheet HTML 7Page - Analog Devices AD9280-EB Datasheet HTML 8Page - Analog Devices AD9280-EB Datasheet HTML 9Page - Analog Devices AD9280-EB Datasheet HTML 10Page - Analog Devices AD9280-EB Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 25 page
background image
AD9280
–6–
DEFINITIONS OF SPECIFICATIONS
Integral Nonlinearity (INL)
Integral nonlinearity refers to the deviation of each individual
code from a line drawn from “zero” through “full scale.” The
point used as “zero” occurs 1/2 LSB before the first code transi-
tion. “Full scale” is defined as a level 1 1/2 LSB beyond the last
code transition. The deviation is measured from the center of
each particular code to the true straight line.
Differential Nonlinearity (DNL, No Missing Codes)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. It is often
specified in terms of the resolution for which no missing codes
(NMC) are guaranteed.
Typical Characterization Curves
CODE OFFSET
1.0
0.5
–1.0
0
240
32
64
96
128
160
192
224
0
–0.5
Figure 3. Typical DNL
CODE OFFSET
1.0
0.5
–1.0
0
240
32
64
96
128
160
192
224
0
–0.5
Figure 4. Typical INL
Offset Error
The first transition should occur at a level 1 LSB above “zero.”
Offset is defined as the deviation of the actual first code transi-
tion from that point.
Gain Error
The first code transition should occur for an analog value 1 LSB
above nominal negative full scale. The last transition should
occur for an analog value 1 LSB below the nominal positive full
scale. Gain error is the deviation of the actual difference be-
tween first and last code transitions and the ideal difference
between the first and last code transitions.
Pipeline Delay (Latency)
The number of clock cycles between conversion initiation and
the associated output data being made available. New output
data is provided every rising edge.
INPUT FREQUENCY – Hz
60
55
20
1.00E+05
1.00E+08
1.00E+06
1.00E+07
50
45
25
40
35
30
–0.5 AMPLITUDE
–6.0 AMPLITUDE
–20.0 AMPLITUDE
Figure 5. SNR vs. Input Frequency
60
55
20
1.00E+05
1.00E+08
1.00E+06
1.00E+07
50
45
25
40
35
30
INPUT FREQUENCY – Hz
–0.5 AMPLITUDE
–6.0 AMPLITUDE
–20.0 AMPLITUDE
Figure 6. SINAD vs. Input Frequency
(AVDD = +3 V, DRVDD = +3 V, FS = 32 MHz (50% Duty Cycle), MODE = AVDD, 2 V Input
Span from 0.5 V to 2.5 V, External Reference, unless otherwise noted)
REV. E



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com