AD73322LAST datasheet(7/49 Pages) AD

7 / 49 page

AD73322L

Rev. A | Page 6 of 48

A and Y Versions

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

0.0625

−0.25

0.125

−0.6

0.1875

−1.4

0.25

−2.8

0.3125

− 4.5

0.375

−7.0

0.4375

−9.5

> 0.5

<−12.5

LOGIC INPUTS

VINH, Input High Voltage

DVDD

− 0.8

DVDD

VINL, Input Low Voltage

0.8

IIH, Input Current

−10

+10

µA

CIN, Input Capacitance

LOGIC OUTPUT

VOH, Output High Voltage

DVDD

− 0.4

DVDD

|IOUT| ≤100 µA

VOL, Output Low Voltage

0.4

|IOUT| ≤100 µA

Three-State Leakage Current

−10

+10

µA

POWER SUPPLIES

AVDD1, AVDD2

2.7

3.3

2.7

3.3

DVDD IDD9

See Table 2

1 Test conditions: input PGA set for 0 dB gain, output PGA set for 6 dB gain, no load on analog outputs (unless otherwise noted).

2 At input to sigma-delta modulator of ADC.

3 Guaranteed by design.

4 Overall group delay is affected by the sample rate and the external digital filtering.

5 The ADC’s input impedance is inversely proportional to DMCLK and is approximated by (3/3 × 1011)/DMCLK.

6 Between VOUTP1 and VOUTN1 or between VOUTP2 and VOUTN2.

7 At VOUT output.

8 Frequency responses of ADC and DAC measured with input at audio reference level (the input level that produces an output level of −10 dBm0), with 38 dB

preamplifier bypassed and input gain of 0 dB.

9 Test conditions: no load on digital inputs, analog inputs ac-coupled to ground, no load on analog outputs.

CURRENT SUMMARY

AVDD = DVDD = 3.3 V. These values are in mA and are typical values unless otherwise noted.

Table 2.

Conditions

Analog

Current

Digital

Current

Total

Current (Typ)

Total

Current (Max)

MCLK ON

Comments

ADCs on only

3.4

6.3

9.7

YES

REFOUT disabled

DACs on only

8.8

6.5

15.3

YES

REFOUT disabled

ADCs and DACs on

11.6

7.0

18.6

YES

REFOUT disabled

ADCs and DACs and

Input amps on

13.8

7.0

20.8

YES

REFOUT disabled

ADCs and DACs and

AGT on

13.2

7.0

20.2

YES

REFOUT disabled

All sections on

17.2

7.0

24.2

YES

REFCAP on only

0.65

0.67

1.25

REFOUT disabled

REFCAP and REFOUT

On only

2.56

2.57

4.5

All sections off

1.25

1.8

YES

MCLK active levels equal

to 0 V and DVDD

All sections off

0 µA

12.5 µA

12.7 µA

40 µA

Digital inputs static and

Equal to 0 V or DVDD

AD73322LAST 데이터시트(PDF) 7 Page - Analog Devices

AD73322LAST 데이터시트(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

데이터시트 다운로드

링크 URL