ADE9000ACPZ datasheet(10/73 Pages) AD

10 / 73 page

Data Sheet

ADE9000

Rev. A | Page 9 of 72

ABSOLUTE MAXIMUM RATINGS

TA = 25°C, unless otherwise noted.

Table 3.

Parameter

Rating

VDD to GND

−0.3 V to +3.96 V

Analog Input Voltage to GND, IAP, IAN, IBP,

IBN, ICP, ICN, VAP, VAN, VBP, VBN, VCP, VCN

−2 V to +2 V

Reference Input Voltage to REFGND

−0.3 V to +2 V

Digital Input Voltage to GND

−0.3 V to VDD + 0.3 V

Digital Output Voltage to GND

−0.3 V to VDD + 0.3 V

Operating Temperature

Industrial Range

−40°C to +85°C

Storage Temperature Range

−65°C to +150°C

Junction Temperature

125°C

Lead Temperature (Soldering, 10 sec)1

260°C

ESD

Human Body Model2

4 kV

Machine Model3

300 V

Field Induced Charged Device Model

(FICDM) 4

1.25 kV

Analog Devices recommends that reflow profiles used in soldering RoHS

compliant devices conform to J-STD-020D.1 from JEDEC. Refer to JEDEC for

the latest revision of this standard.

Applicable standard: ANSI/ESDA/JEDEC JS-001-2014.

Applicable standard: JESD22-A115-A (ESD machine model standard of

JEDEC).

Applicable standard: JESD22-C101F (ESD FICDM standard of JEDEC).

Stresses at or above those listed under Absolute Maximum

Ratings may cause permanent damage to the product. This is a

stress rating only; functional operation of the product at these

or any other conditions above those indicated in the operational

section of this specification is not implied. Operation beyond

the maximum operating conditions for extended periods may

affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board

(PCB) design and operating environment. Careful attention to

PCB thermal design is required.

θJA and θJC are specified for the worst case conditions, that is, a

device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type

θJA

θJC

Unit

CP-40-71

27.14

3.13

°C/W

The junction to air measurement uses a 2S2P JEDEC test board with 4 × 4

standard JEDEC vias. The junction to case measurement uses a 1S0P JEDEC test

board with 4 × 4 standard JEDEC vias. See JEDEC standard JESD51-2.

ESD CAUTION

ADE9000ACPZ 데이터시트(PDF) 10 Page - Analog Devices

ADE9000ACPZ 데이터시트(HTML) 10 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

데이터시트 다운로드

링크 URL