전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ICS87354AMIT 데이터시트(PDF) 6 Page - List of Unclassifed Manufacturers

부품명 ICS87354AMIT
상세설명  -2.5V/ 3.3V LVPECL CLOCK GENERATOR
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC - List of Unclassifed Manufacturers

ICS87354AMIT 데이터시트(HTML) 6 Page - List of Unclassifed Manufacturers

Back Button ICS87354AMIT Datasheet HTML 2Page - List of Unclassifed Manufacturers ICS87354AMIT Datasheet HTML 3Page - List of Unclassifed Manufacturers ICS87354AMIT Datasheet HTML 4Page - List of Unclassifed Manufacturers ICS87354AMIT Datasheet HTML 5Page - List of Unclassifed Manufacturers ICS87354AMIT Datasheet HTML 6Page - List of Unclassifed Manufacturers ICS87354AMIT Datasheet HTML 7Page - List of Unclassifed Manufacturers ICS87354AMIT Datasheet HTML 8Page - List of Unclassifed Manufacturers ICS87354AMIT Datasheet HTML 9Page - List of Unclassifed Manufacturers ICS87354AMIT Datasheet HTML 10Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
87354AMI
www.icst.com/products/hiperclocks.html
REV. A JUNE 27, 2003
6
Integrated
Circuit
Systems, Inc.
ICS87354I
÷4/÷5 DIFFERENTIAL-TO-2.5V/3.3V
LVPECL CLOCK GENERATOR
PRELIMINARY
APPLICATION INFORMATION
Figure 1 shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF = V
CC/2 is
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin. The ratio
FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT
The clock layout topology shown below is a typical termina-
tion for LVPECL outputs. The two different layouts mentioned
are recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that gen-
erate ECL/LVPECL compatible outputs. Therefore, terminating
resistors (DC current path to ground) or current sources must
be used for functionality. These outputs are designed to drive
3.3V
F
OUT
F
IN
5
2 Zo
Z
o
5
2
Z
o
3
2
Z
o
3
2
Z
o = 50Ω
Z
o = 50Ω
RTT =
1
(V
OH + VOL / VCC –2) –2
Z
o
Z
o = 50Ω
Z
o = 50Ω
50
Ω
50
Ω
RTT
V
CC - 2V
F
IN
F
OUT
50
Ω transmission lines. Matched impedance techniques should
be used to maximize operating frequency and minimize signal
distortion.
Figures 2A and 2B show two different layouts which
are recommended only as guidelines. Other suitable clock lay-
outs may exist and it would be recommended that the board
designers simulate to guarantee compatibility across all printed
circuit and clock component process variations.
TERMINATION FOR LVPECL OUTPUTS
FIGURE 2B. LVPECL OUTPUT TERMINATION
FIGURE 2A. LVPECL OUTPUT TERMINATION
WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS
of R1 and R2 might need to be adjusted to position the V_REF in
the center of the input voltage swing. For example, if the input
clock swing is only 2.5V and V
CC = 3.3V, V_REF should be 1.25V
and R2/R1 = 0.609.
V_REF
R1
1K
C1
0.1u
R2
1K
Single Ended Clock Input
CLK
nCLK
VCC



Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com