전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PC33879EK/R2 데이터시트(PDF) 8 Page - Motorola, Inc

부품명 PC33879EK/R2
상세설명  Configurable Octal Serial Switch with Open Load Detect Current Disable
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

PC33879EK/R2 데이터시트(HTML) 8 Page - Motorola, Inc

Back Button PC33879EK/R2 Datasheet HTML 4Page - Motorola, Inc PC33879EK/R2 Datasheet HTML 5Page - Motorola, Inc PC33879EK/R2 Datasheet HTML 6Page - Motorola, Inc PC33879EK/R2 Datasheet HTML 7Page - Motorola, Inc PC33879EK/R2 Datasheet HTML 8Page - Motorola, Inc PC33879EK/R2 Datasheet HTML 9Page - Motorola, Inc PC33879EK/R2 Datasheet HTML 10Page - Motorola, Inc PC33879EK/R2 Datasheet HTML 11Page - Motorola, Inc PC33879EK/R2 Datasheet HTML 12Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
33879
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
8
DYNAMIC ELECTRICAL CHARACTERISTICS
Characteristics noted under conditions of 3.1 V
≤ VDD ≤ 5.5 V, 5.5 V ≤ VPWR ≤ 18 V, -40°C ≤ TC ≤ 125°C unless otherwise noted.
Where applicable, typical values reflect the parameter’s approximate average value with VPWR = 13 V, TA = 25°C.
Characteristic
Symbol
Min
Typ
Max
Units
POWER OUTPUT TIMING
Output Slew Rate Low-Side Configuration (Note 11)
RLOAD = 620 Ω, CL = 200 pF
tSR(rise)
0.1
0.5
1.0
V/
µs
Output Slew Rate Low-Side Configuration (Note 11)
RLOAD = 620 Ω, CL = 200 pF
tSR(fall)
0.1
0.5
1.0
V/
µs
Output Rise Time High-Side Configuration (Note 11)
RLOAD = 620 Ω, CL = 200 pF
tSR(rise)
0.1
0.3
1.0
V/
µs
Output Fall Time High-Side Configuration (Note 11)
RLOAD = 620 Ω, CL = 200 pF
tSR(fall)
0.1
0.3
1.0
V/
µs
Output Turn ON Delay Time, High-Side and Low-Side Configuration
(Note 12)
tDLY(on)
1.0
15
50
µs
Output Turn OFF Delay Time, High-Side and Low-Side Configuration
(Note 12)
tDLY(off)
1.0
30
100
µs
Output Fault Delay Time (Note 13)
tFAULT
100
–
300
µs
Power-ON Reset Delay
Delay Time Required from Rising Edge of EN and VDD to SPI Active
tPOR
100
–
–
µs
Low-State Duration on VDD or EN for Reset
VDD or EN ≤ 0.2 V
tRESET
100
–
–
µs
Notes
11.
Output slew rate respectively measured across a 620
Ω resistive load at 10 to 90 percent and 90 to 10 percent voltage points. CL Capacitor
is connected from Drain or Source output to Ground.
12.
Output turn ON and OFF delay time measured from 50 percent rising edge of CS to the beginning of the 10 and 90 percent transition points.
13.
Duration of fault before fault bit is set. Duration between access times must be greater than 300
µs to read faults.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com