AD6676EBZ datasheet(3/90 Pages) AD

3 / 90 page

Data Sheet

AD6676

Rev. D | Page 3 of 90

REVISION HISTORY

5/2017—Rev. C to Rev. D

Change to Differential Output Voltage Parameter, Table 2 .........7

Changes to Figure 147 ....................................................................65

3/2017—Rev. B to Rev. C

Added Endnote 1, Table 12 ............................................................36

Changes to Synchronization Using SYSREF ± Section ..............51

Added Table 123; Renumbered Sequentially...............................87

4/2016—Rev. A to Rev. B

Changes to Figure 3 and Table 6 ...................................................10

Changes to Clock Input Considerations Section and

Figure 133.........................................................................................55

9/2015—Rev. 0 to Rev. A

Changes to Product Highlights Section .........................................4

Changes to Clock Synthesizer Enabled Parameter, Table 1 and

Out-of-Range Recovery Time Parameter Unit, Table 1 ...............5

Changes to Differential Output Voltage, Table 2 ..........................7

Changes to Table 3 ............................................................................8

Changes to Figure 3.........................................................................10

Changes to Figure 4, Figure 8 Caption, and Figure 9 .................12

Changes to Figure 26 ......................................................................15

Changes to Figure 36 and Figure 38 .............................................17

Changes to Figure 40, Figure 41, and Figure 44..........................18

Changes to Figure 50 ......................................................................19

Changes to Attenuator Section......................................................33

Changes to Table 12 ........................................................................36

Changes to Phase Noise Performance Section, Figure 101, and

Figure 102.........................................................................................37

Changes to Quadrature Digital Downconversion Section ........39

Changes to Synchronization Using SYSREF± Section...............51

Added Figure 127; Renumbered Sequentially.............................52

Changes to Input Driver Filter Considerations Section and

Figure 130.........................................................................................54

Changes to Clock Input Considerations Section and Figure 133

to Figure 135 ....................................................................................55

Changes to PCB Design Guidelines Section ...............................57

Added Figure 141; Renumbered Sequentially.............................58

Changes to Power the AD6676 Section and Figure 142 ............59

Changes to AD6676 Start-Up Initialization Section and

Table 25.............................................................................................61

Changes to Table 26 ........................................................................62

Changes to Table 27 and Table 29.................................................63

Changes to Table 32 ........................................................................66

Changes to Coarse NCO Tuning Register Section and

Table 57.............................................................................................72

Changes to Fine NCO Tuning Register Section and Table 58 ..73

Changes to Table 70 to Table 72 ....................................................75

Changes to Table 73 ........................................................................76

Changes to Table 109 ......................................................................84

Added Physical Control 1 Register Section and Table 116........85

Changes to Table 120 ......................................................................86

Changes to Table 121 and Table 123, and Table 125 ..................87

Changes to CLKSYN Reference Divider and SYSREF Control

and Table 129 ...................................................................................88

JESDSYN Status Register Section, Table 130, and Table 131 to

Table 133...........................................................................................89

10/2014—Revision 0: Initial Version

AD6676EBZ 데이터시트(PDF) 3 Page - Analog Devices

AD6676EBZ 데이터시트(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

데이터시트 다운로드

링크 URL