전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9856AST 데이터시트(PDF) 28 Page - Analog Devices

부품명 AD9856AST
상세설명  CMOS 200 MHz Quadrature Digital Upconverter
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9856AST 데이터시트(HTML) 28 Page - Analog Devices

Back Button AD9856AST Datasheet HTML 24Page - Analog Devices AD9856AST Datasheet HTML 25Page - Analog Devices AD9856AST Datasheet HTML 26Page - Analog Devices AD9856AST Datasheet HTML 27Page - Analog Devices AD9856AST Datasheet HTML 28Page - Analog Devices AD9856AST Datasheet HTML 29Page - Analog Devices AD9856AST Datasheet HTML 30Page - Analog Devices AD9856AST Datasheet HTML 31Page - Analog Devices AD9856AST Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 37 page
background image
AD9856
Rev. C | Page 27 of 36
At the completion of any communication cycle, the AD9856
serial port controller expects the next eight rising SCLK edges
to be the instruction byte of the next communication cycle.
All data input to the AD9856 is registered on the rising edge
of SCLK. All data is driven out of the AD9856 on the falling
edge of SCLK. Figure 44 through Figure 47 show the general
operation of the AD9856 serial port.
INSTRUCTION BYTE
The instruction byte contains the following information as
shown in Table 7.
Table 7. Instruction Byte Information
MSB
D6
D5
D4
D3
D2
D1
LSB
R/W
N1
N0
A4
A3
A2
A1
A0
R/W—Bit 7 determines whether a read or write data transfer
occurs after the instruction byte write. Logic high indicates a
read operation. Logic zero indicates a write operation.
N1, N0—
Bits 6 and 5 of the instruction byte determine the
number of bytes to be transferred during the data transfer cycle
of the communications cycle. Table 8 shows the decode bits.
Table 8. N1, N0 Decode Bits
N1
N0
Description
0
0
Transfer 1 byte
0
1
Transfer 2 bytes
1
0
Transfer 3 bytes
1
1
Transfer 4 bytes
A4, A3, A2, A1, A0—
Bits 4, 3, 2, 1, 0 of the instruction byte
determine which register is accessed during the data transfer
portion of the communications cycle. For multibyte transfers,
this address is the starting byte address. The remaining register
addresses are generated by the AD9856.
I7
SDIO
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SCLK
CS
I6
I5
I4
I3
I2
I1
I0
D7
D6
D5
D4
D3
D2
D1
D0
Figure 44. Serial Port Writing Timing—Clock Stall Low
DO7
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
DON'T CARE
I7
I6
I5
I4
I3
I2
I1
I0
SDIO
SCLK
CS
SDO
DO6 DO5 DO4 DO3 DO2 DO1
DO0
Figure 45. Three-Wire Serial Port Read Timing—Clock Stall Low
I7
SDIO
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SCLK
CS
I6
I5
I4
I3
I2
I1
I0
D7
D6
D5
D4
D3
D2
D1
D0
Figure 46. Serial Port Write Timing—Clock Stall High
I7
SDIO
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SCLK
CS
I6
I5
I4
I3
I2
I1
I0
DO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0
Figure 47. Two-Wire Serial Port Read Timing—Clock Stall High



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com