| 전자부품 데이터시트 검색엔진 |
|
AD7452BRTZ-R2 데이터시트(PDF) 10 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7452BRTZ-R2 데이터시트(HTML) 10 Page - Analog Devices |
|
10 / 25 page ![]() Data Sheet AD7452 Rev. C | Page 9 of 24 Negative Gain Error This is the deviation of the first code transition (100...000 to 100...001) from the ideal VIN+ – VIN– (that is, –VREF + 1 LSB), after the zero code error has been adjusted out. Track-and-Hold Acquisition Time The minimum time required for the track-and-hold amplifier to remain in track mode for its output to reach and settle to within 0.5 LSB of the applied input signal. Power Supply Rejection Ratio (PSRR) The ratio of the power in the ADC output at full-scale fre- quency, f, to the power of a 100 mV p-p sine wave applied to the ADC VDD supply of frequency fS. The frequency of this input varies from 1 kHz to 1 MHz. PSRR(dB) = 10log(Pf/PfS) Pf is the power at frequency f in the ADC output; Pfs is the power at frequency fS in the ADC output. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |