전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72F324J 데이터시트(PDF) 116 Page - STMicroelectronics

부품명 ST72F324J
상세설명  8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72F324J 데이터시트(HTML) 116 Page - STMicroelectronics

Back Button ST72F324J Datasheet HTML 112Page - STMicroelectronics ST72F324J Datasheet HTML 113Page - STMicroelectronics ST72F324J Datasheet HTML 114Page - STMicroelectronics ST72F324J Datasheet HTML 115Page - STMicroelectronics ST72F324J Datasheet HTML 116Page - STMicroelectronics ST72F324J Datasheet HTML 117Page - STMicroelectronics ST72F324J Datasheet HTML 118Page - STMicroelectronics ST72F324J Datasheet HTML 119Page - STMicroelectronics ST72F324J Datasheet HTML 120Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 156 page
background image
ST72324J/K
116/156
OPERATING CONDITIONS (Cont’d)
12.3.3 Operating Conditions with Low Voltage Detector (LVD)
Subject to general operating conditions for VDD, fCPU, and TA.
Notes:
1. Data based on characterization results, not tested in production.
2. When VtPOR is faster than 100 µs/V, the Reset signal is released after a delay of max. 42µs after VDD crosses the
VIT+(LVD) threshold.
3. Applicable only in low voltage devices (planned).
Figure 62. LVD Startup Behaviour
Note: When the LVD is enabled, the MCU reaches its authorized operating voltage from a reset state.
However, in some devices, the reset state is released when VDD is approximately between 0.8V and 1.5V.
As a consequence, depending on the ramp-up speed, the I/Os may toggle when VDD is within this win-
dow.
This may be an issue especially for applications where the MCU drives power components.
Because Flash write access is impossible within this window, the Flash memory contents will not be cor-
rupted.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIT+(LVD)
Reset release threshold
(VDD rise)
VD level = High in option byte
4.0 1)
4.2
4.5
V
VD level = Med. in option byte3)
VD level = Low in option byte3)
3.55 1)
2.95 1)
3.75
3.15
4.0
3.35
VIT-(LVD)
Reset generation threshold
(VDD fall)
VD level = High in option byte
3.8
4.0
4.25 1)
VD level = Med. in option byte3)
VD level = Low in option byte3)
3.35
2.8
3.55
3.0
3.751)
3.15 1)
Vhys(LVD)
LVD voltage threshold hysteresis 1)
VIT+(LVD)-VIT-(LVD)
150
200
250
mV
VtPOR
VDD rise time
1)2)
6
µs/V
tg(VDD)
Filtered glitch delay on VDD
1)
Not detected by the LVD
40
ns
5V
1.5V
VIT+
0.8V
LVD RESET
V D
D
Window
t



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com