AD5522JSVDZ datasheet(56/65 Pages) AD

56 / 65 page

Data Sheet

AD5522

Rev. E | Page 55 of 64

READBACK OF PMU REGISTER

The PMU register readback function is a 24-bit word that includes the mode and PMU data bits. Only one PMU register can be read back

at any one time.

Table 32. PMU Register Readback

Bit

Bit Name

Description

23 (MSB)

MODE1

Set the MODE1 and MODE0 bits to 0 to access the selected PMU register.

MODE0

PMU Register-Specific Bits

CH EN

Channel enable. If this bit is high, the selected channel is enabled; if this bit is low, the channel is disabled.

FORCE1

These bits indicate which force mode the selected channel is in.

00 = FV and current clamp (if clamp is enabled).

01 = FI and voltage clamp (if clamp is enabled).

10 = high-Z FOHx voltage.

11 = high-Z FOHx current.

FORCE0

Reserved

These three bits indicate which forced or measured current range is set for the selected channel (see

Table 26).

MEAS1

These bits indicate which measure mode is selected: voltage, current, temperature sensor, or high-Z.

00 = MEASOUTx is connected to ISENSE.

01 = MEASOUTx is connected to VSENSE.

10 = MEASOUTx is connected to the temperature sensor.

11 = MEASOUTx is high-Z (SW12 open).

MEAS0

FIN

This bit shows the status of the force input (FIN) amplifier.

0 = input of the force amplifier switched to GND.

1 = input of the force amplifier connected to the FIN DAC output.

SF0

The system force and sense lines can be connected to any of the four PMU channels. These bits indicate

whether the system force and sense lines are switched in (see Table 26).

SS0

Read back the status of the individual current clamp enable bits.

1 = clamp is enabled on this channel.

0 = clamp is disabled on this channel.

When reading back information about the status of the current clamp enable function, the data that

was most recently written to the current clamp register from either the system control register or the

PMU register is available in the readback word.

CPOLH

Read back the status of the comparator output enable bit.

1 = PMU comparator output is enabled.

0 = PMU comparator output is disabled.

When reading back information about the status of the comparator output enable function, the data

that was most recently written to the comparator register from either the system control register or the

PMU register is available in the readback word.

Compare V/I

1 = compare voltage function is enabled on the selected channel.

0 = compare current function is enabled on the selected channel.

LTMPALM

TMPALM corresponds to the open-drain TMPALM output pin that flags a temperature event exceeding

the default or user programmed level. The temperature alarm is a per-device alarm; the latched

(LTMPALM) and unlatched (TMPALM) bits indicate whether a temperature event occurred and whether

the alarm still exists (that is, whether the junction temperature still exceeds the programmed alarm

level). To reset an alarm event, the user must write a 1 to the clear bit (Bit 6) in the PMU register.

TMPALM

4 to 0 (LSB)

Unused

readback bits

Loads with 0s.

AD5522JSVDZ 데이터시트(PDF) 56 Page - Analog Devices

AD5522JSVDZ 데이터시트(HTML) 56 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

데이터시트 다운로드

링크 URL