BLUENRG-2 datasheet(57/190 Pages) STMICROELECTRONICS

57 / 190 page

BlueNRG-2

Functional details

DocID030675 Rev 2

57/190

be burst-loaded or emptied by the system processor or by the DMA, from one to eight

words per transfer. Each 32-bit word from the system fills one entry in FIFO.

The SPI includes a programmable bitrate clock divider and prescaler to generate the serial

output clock signal from the SPI_CLK pin.

3.8.2.1

SPI clock phase and clock polarity

The SPH control bit selects the clock edge that captures data and allows it to change state.

It has the most impact on the first bit transmitted by either allowing or not allowing a clock

transition before the first data capture edge. The SPO bit selects the clock polarity (low or

high) of the clock signal. SPH in conjunction with the SPO bit allow four possible timing

variations listed in the following table.

Table 52: SPI clock phase and clock polarity

SPH

SPO

Timing description

The clock signal is stopped to low inactive level between transfers. The first rising

edge occurs in the middle of the first data bit (with delay). The SPI transmits data one-

half cycle ahead of the rising edge of clock signal and receives data on the rising edge

of clock signal. In case of multi byte transmission, the CS line must be pulsed HIGH

between each data word transfer.

The clock signal is stopped to high inactive level between transfers. The first falling

edge occurs in the middle of the first data bit (with delay). The SPI transmits data one-

half cycle ahead of the falling edge of clock signal and receives data on the falling

edge of clock signal. In case of multi byte transmission, the CS line must be pulsed

HIGH between each data word transfer.

The clock signal is stopped to low inactive level between transfers. The first rising

edge occurs at the start of the first data bit (no delay). The SPI transmits data on the

rising edge of clock signal and receives data on the failing edge of clock signal.

The clock signal is stopped to high inactive level between transfers. The first falling

edge occurs at the start of the first data bit (no delay). The SPI transmits data on the

falling edge of clock signal and receives data on the rising edge of clock signal.

3.8.2.2

Procedure for enabling SPI

The SPI initialization procedure is the following (assuming clocks already enabled):

Clear the SSE bit in the CR1 register. This step is not required after a hardware or

software Reset of the BlueNRG1.

Empty the receive FIFO. This step is not required after a hardware or software Reset

of the device BlueNRG1.

Program IO_MODE to route SPI port signals on those GPIOs. See Section GPIO

operating modes.

Program the SPI clock prescaler register (CPSR), then program the configuration

registers CR0 and CR1.

The transmit FIFO can optionally be filled before enabling the SPI.

Set the SSE bit to enable SPI operation.

The transmit FIFO and the receive FIFO are not cleared when the SSE bit is

cleared.

BLUENRG-2 데이터시트(PDF) 57 Page - STMicroelectronics

BLUENRG-2 데이터시트(HTML) 57 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL