전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

BLUENRG-2 데이터시트(PDF) 135 Page - STMicroelectronics

부품명 BLUENRG-2
상세설명  Bluetooth® low energy wireless system-on-chip
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

BLUENRG-2 데이터시트(HTML) 135 Page - STMicroelectronics

Back Button BLUENRG-2 Datasheet HTML 131Page - STMicroelectronics BLUENRG-2 Datasheet HTML 132Page - STMicroelectronics BLUENRG-2 Datasheet HTML 133Page - STMicroelectronics BLUENRG-2 Datasheet HTML 134Page - STMicroelectronics BLUENRG-2 Datasheet HTML 135Page - STMicroelectronics BLUENRG-2 Datasheet HTML 136Page - STMicroelectronics BLUENRG-2 Datasheet HTML 137Page - STMicroelectronics BLUENRG-2 Datasheet HTML 138Page - STMicroelectronics BLUENRG-2 Datasheet HTML 139Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 135 / 190 page
background image
BlueNRG-2
Functional details
DocID030675 Rev 2
135/190
Bit
Field name
Reset
RW
Description
6
TNCIEN
0x0
RW
Timer interrupt C enable:
0: Interrupt disabled.
1: Interrupt enabled
7
TNDIEN
0x0
RW
Timer interrupt D enable:
0: Interrupt disabled.
1: Interrupt enabled.
31:8
RESERVED
0x0
R
RESERVED
Table 168: MFTX - TNICLR register description: address offset MFTX_BASE_ADDR+0x20
Bit
Field name
Reset
RW
Description
0
TNACLR
0x0
W
1: clear the timer pending flag A
1
TNBCLR
0x0
W
1: clear the timer pending flag B.
2
TNCCLR
0x0
W
1: clear the timer pending flag C.
3
TNDCLR
0x0
W
1: clear the timer pending flag D.
31:4
RESERVED
0x0
R
RESERVED
3.14
Watchdog
3.14.1
Introduction
The watchdog timer provides a way of recovering from software crashes.
The watchdog monitors the interrupt and asserts a Reset signal if the interrupt remains
unserved for the entire programmed period.
The watchdog clock is used to generate a regular interrupt, depending on a programmed
value. It is counting down at a fixed frequency around 32.768 kHz provided either by
embedded RCO or by the external XO 32 kHz.
Main features are:
32-bit down counter at fixed frequency 32.768 kHz
Generate an interrupt each time the counter reaches zero
Generate an internal reset that reboot the system if the generated interrupt is not
cleared by software and a second interrupt occurs
3.14.2
Functional description
The watchdog timer is a 32-bit down counter that divides the clock input to produce an
interrupt. The divide ratio is fully programmable and controls the interrupt interval, which
can be calculated as:
Interrupt interval = (WDT_LOAD + 1) / (clock frequency in Hz).
The table below shows examples of WDT_LOAD values.
Table 169: Watchdog interrupt interval
WDT_LOAD
Interrupt interval (ms)
4294967295
131072000
65535
2000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com