전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LTC5100 데이터시트(PDF) 6 Page - Linear Technology

부품명 LTC5100
상세설명  3.3V, 3.2Gbps VCSEL Driver
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LTC5100 데이터시트(HTML) 6 Page - Linear Technology

Back Button LTC5100 Datasheet HTML 2Page - Linear Technology LTC5100 Datasheet HTML 3Page - Linear Technology LTC5100 Datasheet HTML 4Page - Linear Technology LTC5100 Datasheet HTML 5Page - Linear Technology LTC5100 Datasheet HTML 6Page - Linear Technology LTC5100 Datasheet HTML 7Page - Linear Technology LTC5100 Datasheet HTML 8Page - Linear Technology LTC5100 Datasheet HTML 9Page - Linear Technology LTC5100 Datasheet HTML 10Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 52 page
background image
LTC5100
6
sn5100 5100fs
ELECTRICAL CHARACTERISTICS The q denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VDD = VDD(HS) = 3.3V, IS = 24mA; IM = 12mA (IMPP = 24mA); 49.9Ω, 1%
resistor from SRC (Pin 14) to MODA (Pin 11); 50
Ω, 1% load AC coupled to MODB (Pin 10); 10nF, 10% capacitor from SRC (Pin 14) to
VSS; Cml_en = 0, Lpc_en = 1, transmitter enabled, unless otherwise noted. Test circuit in Figure 5.
Note 1: Absolute Maximum Ratings are those values beyond which the life
of the device may be impaired.
Note 2: The quiescent VDD and VDD(HS) currents refer to the current with
zero SRC pin current (i.e., the laser is operating with zero bias current and
zero modulation current). The total power supply current is the quiescent
current plus the SRC pin current, IS, plus any current sinked from IN+ and
IN–.
Note 3: The peak transient voltage at the IN+ and IN– pins must not
exceed the range of –300mV to VDD(HS) + 300mV.
Note 4: When Cml_en = 0 (not in CML mode), the termination is 100
Ω
differential with 50k common mode to VDD(HS)/2.
Note 5: The common mode input resistance is measured relative to
VDD(HS)/2 with the inputs tied together.
Note 6: When Cml_en = 1 (CML mode), the termination is nominally 50
Ω
to VDD(HS) on each of the IN+ and IN– pins.
Note 7: The SRC pin current can be programmed to near zero in each
range, but the recommended minimum operating level is 1/16 of full scale.
Note 8: The laser bias current is the average current delivered to the laser.
It is equal to the SRC pin current minus the average modulation current at
the MODA and MODB pins, or IB = IS – IM. Full scale for the bias current
therefore depends on Is_rng and the actual modulation current.
Note 9: The MODA and MODB pins are connected on-chip. The modulation
current refers to the sum of the currents on these pins. IM refers to the
total average current at the MODA and MODB pins. IMPP refers to the total
peak-to-peak modulation current at the MODA and MODB pins. IMPP differs
from the laser modulation current, IMOD. IMPP splits between the laser and
the termination resistor according to IMOD = IMPP • RT/(RT + RLD), where
RT is the value of the termination resistor and RLD is the dynamic
resistance of the laser diode.
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
SCL, SDA
SCL, SDA Input Low Voltage, VIL
–0.5
0.3 •
V
VDD
SCL, SDA Input High Voltage, VIH
0.7 •
VDD +V
VDD
0.5
SCL, SDA Input Low Current (Note 21)
VSDA, VSCL = 0.1 • VDD
–100
µA
SCL, SDA Input High Current (Note 21)
VSDA, VSCL = 0.9 • VDD
–100
µA
SCL, SDA Output Low Voltage
IOL = 3mA
0
0.4
V
Hysteresis
280
mV
Serial Interface Timing (Note 20)
SCL Clock Frequency
100
kHz
Hold Time (Repeated) START Condition. After This
4
µs
Period the First Clock Pulse is Generated
Low Period of the SCL Clock
4.7
µs
High Period of the SCL Clock
4
µs
Set-Up Time for a Repeated START Condition
4.7
µs
Data Hold Time
0
3.45
µs
Data Set-Up Time
250
ns
Input Rise Time of Both SDA and SCL Signals
1000
ns
Output Fall Time of SCL and SDA from VIH(MIN) to
300
ns
VIL(MAX) with a Bus Capacitance from 10pF to 400pF
Set-Up Time for STOP Condition
4
µs
Bus Free Time Between a STOP and START Condition
4.7
µs
Capacitive Load for Each Bus Line
400
pF
Noise Margin at the LOW Level for Each Connected
0.1 •
V
Device (Including Hysteresis)
VDD
Noise Margin at the HIGH Level for Each Connected
0.2 •
V
Device (Including Hysteresis)
VDD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com