| 전자부품 데이터시트 검색엔진 |
|
HT45F0060 데이터시트(PDF) 12 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT45F0060 데이터시트(HTML) 12 Page - Holtek Semiconductor Inc |
|
12 / 95 page ![]() Rev. 1.00 12 July 19, 2017 Rev. 1.00 13 July 19, 2017 HT45F0060 RGB Dimming LED Flash MCU HT45F0060 RGB Dimming LED Flash MCU System Architecture Akeyfactorinthehigh-performancefeaturesoftheHoltekrangeofmicrocontrollersisattributed totheirinternalsystemarchitecture.Thedevicetakesadvantageoftheusualfeaturesfoundwithin RISCmicrocontrollersprovidingincreasedspeedofoperationandenhancedperformance.The pipeliningschemeisimplementedinsuchawaythatinstructionfetchingandinstructionexecution areoverlapped,henceinstructionsareeffectivelyexecutedinonecycle,withtheexceptionofbranch orcallinstructions.An8-bitwideALUisusedinpracticallyallinstructionsetoperations,which carriesoutarithmeticoperations,logicoperations,rotation,increment,decrement,branchdecisions, etc.TheinternaldatapathissimplifiedbymovingdatathroughtheAccumulatorandtheALU. CertaininternalregistersareimplementedintheDataMemoryandcanbedirectlyorindirectly addressed.Thesimpleaddressingmethodsoftheseregistersalongwithadditionalarchitectural featuresensurethataminimumofexternalcomponentsisrequiredtoprovideafunctionalI/O controlsystemwithmaximumreliabilityandflexibility.Thismakesthedevicesuitableforlow-cost, high-volumeproductionforcontrollerapplications. Clocking and Pipelining Themainsystemclock,derivedfromeitheraHIRCorLIRCoscillatorissubdividedintofour internallygeneratednon-overlappingclocks,T1~T4.TheProgramCounterisincrementedatthe beginningoftheT1clockduringwhichtimeanewinstructionisfetched.TheremainingT2~T4 clockscarryoutthedecodingandexecutionfunctions.Inthisway,oneT1~T4clockcycleforms oneinstructioncycle.Althoughthefetchingandexecutionofinstructionstakesplaceinconsecutive instructioncycles,thepipeliningstructureofthemicrocontrollerensuresthatinstructionsare effectivelyexecutedinoneinstructioncycle.Theexceptiontothisareinstructionswherethe contentsoftheProgramCounterarechanged,suchassubroutinecallsorjumps,inwhichcasethe instructionwilltakeonemoreinstructioncycletoexecute. Fetch Inst. (PC+2) Execute Inst. (PC+1) Oscillator Clock (System Clock) Phase Clock T1 Phase Clock T2 Phase Clock T3 Phase Clock T4 Program Counter Pipelining PC PC+1 PC+2 Fetch Inst. (PC+1) Execute Inst. (PC) Execute Inst. (PC-1) Fetch Inst. (PC) System Clocking and Pipelining Forinstructionsinvolvingbranches,suchasjumporcallinstructions,twomachinecyclesare requiredtocompleteinstructionexecution.Anextracycleisrequiredastheprogramtakesone cycletofirstobtaintheactualjumporcalladdressandthenanothercycletoactuallyexecutethe branch.Therequirementforthisextracycleshouldbetakenintoaccountbyprogrammersintiming sensitiveapplications. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |