HT85F2250 datasheet(77/187 Pages) HOLTEK

77 / 187 page

Rev. 1.10

77 of 187

�� 1� �01�

A/D Flash 8051 Core Low Pin Count MCU

HT85F2250/HT85F2262

Watchdog Reset

All devices contain a Watchdog Timer which is used as a protection feature. The Watchdog

Timer has to be periodically cleared by the application program and prevented from overflowing

during normal MCU operation. However should the program enter an endless loop or should

external environmental conditions such as noise causes the device to jump to unpredicted program

locations, the Watchdog Timer will overflow and generate an MCU reset. Refer to the Watchdog

Timer section for more details regarding the Watchdog Timer operation.

When a Watchdog Reset occurs the WDTS bit in the IP0 register will be set to indicate the reset

source. Note that this bit must be reset by the application program.

IP0 Register

SFR Address: B8h

Bit

Name

—

WDTS

PT�

PS0

PT1

PX1

PT0

PX0

R/W

—

R/W

POR

—

Bit 7

Unimplemented, read as “0”

Bit 6

WDTS: Watchdog timer reset indication flag

0: No Watchdog timer reset

1: Watchdog timer reset

This bit must be cleared by the application program as it will not be automatically

cleared by hardware.

Bit 5

PT2: Timer 2 Interrupt priority

Described elsewhere

Bit 4

PS0: Serial Port 0 Interrupt priority

Described elsewhere

Bit 3

PT1: Timer 1 Interrupt priority

Described elsewhere

Bit 2

PX1: External interrupt 1 priority

Described elsewhere

Bit 1

PT0: Timer 0 Interrupt priority

Described elsewhere

Bit 0

PX0: External interrupt 0 priority

Described elsewhere

HT85F2250 데이터시트(PDF) 77 Page - Holtek Semiconductor Inc

HT85F2250 데이터시트(HTML) 77 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL