전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HT85F2250 데이터시트(PDF) 92 Page - Holtek Semiconductor Inc

부품명 HT85F2250
상세설명  A/D Flash 8051 Core Low Pin Count MCU
PDF  187 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  HOLTEK [Holtek Semiconductor Inc]
홈페이지  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT85F2250 데이터시트(HTML) 92 Page - Holtek Semiconductor Inc

Back Button HT85F2250 Datasheet HTML 88Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 89Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 90Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 91Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 92Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 93Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 94Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 95Page - Holtek Semiconductor Inc HT85F2250 Datasheet HTML 96Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 187 page
background image
Rev. 1.10
9� of 187
���� �1� �01�
A/D Flash 8051 Core Low Pin Count MCU
HT85F2250/HT85F2262
TCON Register
SFR Address: 88h
Bit
7
6
5
4
3
2
1
0
Name
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
POR
0
0
0
0
0
0
0
0
Bit 7
TF1: Timer 1 interrupt request flag
0: No request
1: Interrupt request
This bit will be cleared by hardware automatically when the interrupt is processed.
Bit 6
TR1: Timer 1 Run control
Described elsewhere
Bit 5
TF0: Timer 0 interrupt request flag
0: No request
1: Interrupt request
This bit will be cleared by hardware automatically when the interrupt is processed.
Bit 4
TR0: Timer 0 Run control
Described elsewhere
Bit 3
IE1: External interrupt 1 request flag
0: No request
1: Interrupt request
This bit is set by hardware when the external interrupt INT1 (edge, depending on
settings) is observed. This bit will be cleared by hardware when the interrupt is
processed.
When the external interrupt INT1 (level, depending on settings) is observed, IE1 is the
inverse level of the INT1.
Bit 2
IT1: External interrupt 1 type control
0: Low Level
1: Falling Edge
Bit 1
IE0: External interrupt 0 request flag
0: No request
1: Interrupt request
This bit is set by hardware when the external interrupt INT0 (edge, depending on
settings) is observed. This bit will be cleared by hardware when the interrupt is
processed.
When the external interrupt INT0 (level, depending on settings) is observed, IE0 is the
inverse level of the INT0.
Bit 0
IT0: External interrupt 0 type control
0: Low Level
1: Falling Edge



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com