| 전자부품 데이터시트 검색엔진 |
|
PSD813F2 데이터시트(PDF) 61 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD813F2 데이터시트(HTML) 61 Page - STMicroelectronics |
|
61 / 110 page ![]() 61/110 PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2 External Chip Select The CPLD also provides three External Chip Se- lect (ECS0-ECS2) outputs on Port D pins that can be used to select external devices. Each External Chip Select (ECS0-ECS2) consists of one product term that can be configured active High or Low. The output enable of the pin is controlled by either the output enable product term or the Direction Register. (See Figure 31.) Figure 31. Port D External Chip Select Signals POLARITY BIT PD2 PIN PT2 ECS2 DIRECTION REGISTER POLARITY BIT PD1 PIN PT1 ECS1 ENABLE (.OE) ENABLE (.OE) DIRECTION REGISTER POLARITY BIT PD0 PIN PT0 ECS0 ENABLE (.OE) DIRECTION REGISTER AI02890 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |