DS3152 datasheet(16/60 Pages) DALLAS

16 / 60 page

DS3151/DS3152/DS3153/DS3154 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs

16 of 60

Status Register Description

The status registers have two types of status bits. Real-time status bits—located in the SRn registers—indicate the

state of a signal at the time it was read. Latched status bits—located in the SRLn registers—are set when a signal

changes state (low-to-high, high-to-low, or both, depending on the bit) and cleared when written with a logic 1

value. After clearing, latched status bits remain cleared until the signal changes state again. Interrupt-enable bits—

located in the SRIEn registers—control whether or not the

INT pin is driven low when latched register bits are set.

Figure 5-1. Status Register Logic

GCRn

Global Configuration Register

00h, 10h, 20h, 30h

Bit

Name

E3M

STS

LLB

RLB

TDSA

TDSB

—

RST

Default

—

Bit 7: E3 Mode Enable (E3M)

0 = DS3 operation

1 = E3 or STS-1 operation

Bit 6: STS-1 Mode Enable (STS)

When E3M = 1,

0 = E3 operation

1 = STS-1 operation

When E3M = 0, STS selects the DS3 AIS pattern (Table 4-F).

Bits 5, 4: Local Loopback, Remote Loopback Select (LLB, RLB)

00 = no loopback

01 = remote loopback

10 = analog local loopback

11 = digital local loopback

Bits 3, 2: Transmitter Data Select (TDSA, TDSB). See Table 4-F for details.

Bit 0: Reset (RST). When this bit is high, the digital logic of the LIU is held in reset and all registers for that LIU

(except the RST bit) are forced to their default values. RST is cleared to 0 at power-up and when the

RST pin is

activated.

0 = normal operation

1 = reset LIU

EVENT

LATCHED STATUS REGISTER

SET ON EVENT DETECT CLEAR

ON WRITE LOGIC 1

INT ENABLE

SRL

INT

OTHER INT

SOURCE

REAL-TIME STATUS

LATCHED STATUS

DS3152 데이터시트(PDF) 16 Page - Dallas Semiconductor

DS3152 데이터시트(HTML) 16 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

데이터시트 다운로드

링크 URL