CS61582 datasheet(9/32 Pages) CIRRUS

9 / 32 page

OVERVIEW

The CS61582 is a dual line interface optimized

for highly-integrated T1/E1 asynchronous or

synchronous multiplexer applications such as

SONET or SDH. One board design can support

all T1/E1 short-haul modes by only changing

component values in the receive and transmit

paths (if REFCLK and TCLK are externally tied

together).

All control of the device is achieved via external

pins, eliminating the need for microprocessor

support. The following pin control options are

available on a per channel basis: line length se-

lection, transmit all ones, local loopback, and

remote loopback.

The line driver generates waveforms compatible

with E1 (CCITT G.703), T1 short haul (DSX-1)

and T1 FCC Part 68 Option A (DS1). A single

transformer turns ratio is used for all waveform

types. The driver internally matches the imped-

ance of the load, providing excellent return loss

to insure superior T1/E1 pulse quality. An addi-

tional benefit of the internal impedance matching

is a 50 percent reduction in power consumption

compared to implementing return loss using ex-

ternal resistors that causes the transmitter to

drive the equivalent of two line loads.

The line receiver contains all the necessary clock

and data recovery circuits.

The jitter attenuator meets AT&T 62411 require-

ments when using a 1X or 8X reference clock

supplied by either a crystal oscillator or external

reference at the REFCLK input pin.

TRANSMITTER

The transmitter accepts data from a T1 or E1

system and outputs pulses of appropriate shape

to the line. The transmit clock (TCLK) and

transmit data (TPOS and TNEG) are supplied

synchronously. Data is sampled on the falling

edge of the TCLK input.

The configuration pins CON[2:0] control trans-

mitted pu lse shapes, transmitter source

impedance, and receiver slicing level as shown in

Table 1. Typical output pulses are shown in Figures

5 and 6. These pulse shapes are fully pre-defined

by circuitry in the CS61582, and are fully compli-

ant with appropriate standards when used with our

application guidelines in standard installations.

Both channels must be operated at the same line rate

(both T1 or both E1).

Note that the pulse width for Part 68 Option A

(324 ns) is narrower than the optimal pulse

width for DSX-1 (350 ns). The CS61582 auto-

Transmit Pulse

Width at 50%

Amplitude

Transmit Pulse Shape

Receiver

Slicing

Level

244 ns (50%)

E1: square, 2.37 Volts into 75

Ω

E1: square, 3.00 Volts into 120

Ω

50%

324 ns (50%)

DS1: FCC Part 68 Option A (0 dB)

65%

350 ns (54%)

DSX-1: 0-133 ft. / or DS1 FCC Part 68 Option A with undershoot

65%

350 ns (54%)

DSX-1: 133-266 ft.

65%

350 ns (54%)

DSX-1: 266-399 ft.

65%

350 ns (54%)

DSX-1: 399-533 ft.

65%

350 ns (54%)

DSX-1: 533-655 ft.

65%

Table 1. Configuration Selection

DS224PP1

CS61582 데이터시트(PDF) 9 Page - Cirrus Logic

CS61582 데이터시트(HTML) 9 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

데이터시트 다운로드

링크 URL