전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HIP9011ABZ 데이터시트(PDF) 4 Page - Renesas Technology Corp

부품명 HIP9011ABZ
상세설명  Engine Knock Signal Processor
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HIP9011ABZ 데이터시트(HTML) 4 Page - Renesas Technology Corp

  HIP9011ABZ Datasheet HTML 1Page - Renesas Technology Corp HIP9011ABZ Datasheet HTML 2Page - Renesas Technology Corp HIP9011ABZ Datasheet HTML 3Page - Renesas Technology Corp HIP9011ABZ Datasheet HTML 4Page - Renesas Technology Corp HIP9011ABZ Datasheet HTML 5Page - Renesas Technology Corp HIP9011ABZ Datasheet HTML 6Page - Renesas Technology Corp HIP9011ABZ Datasheet HTML 7Page - Renesas Technology Corp HIP9011ABZ Datasheet HTML 8Page - Renesas Technology Corp HIP9011ABZ Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 11 page
background image
HIP9011
FN4367 Rev 2.00
Page 4 of 11
January 6, 2006
INPUT AMPLIFIERS
CH0 and CH1 High Output Voltage
VOUTHI
ISINK = 100A, VDD = 5.0V
4.7
4.9
-
V
CH0 and CH1 Low Output Voltage
VOUTLO
ISOURCE = 100A; VDD = 5.0V
-
15
200
mV
Voltage Gain
ACL
Input R = 47.5K, Feedback
R = 475k
+18
+20
+21
dB
ANTIALIASING FILTER
Response 1kHz to 20kHz, Referenced to 1kHz
BW
Test Mode
-
-0.5
-
dB
Attenuation at 180kHz, Referenced
to 1kHz
ATTEN
Test Mode
-10
-15
-
dB
PROGRAMMABLE FILTERS
Peak to Peak Voltage Output
VOUT
Run Mode
3.5
4.0
-
VP-P
Filters Q (Note 2)
Q
Run Mode
-
2.5
-
Q
PROGRAMMABLE GAIN AMPLIFIERS
Percent Amplifier Gain Deviation
%G
Run Mode
-
1-
%
INTEGRATOR
Integrator Reset Voltage
VRESET
Pin 4 Voltage at Start of
Integration
Cycle; VDD = 5.0V
75
125
175
mV
Integrator Droop after 500
sVDROOP
Hold Mode, Pin 7 = 0V,
VDD =5.0V
Pin 4 set to 20% to 80% of VDD
-
3
50
mV
DIFFERENTIAL CONVERTER
Differential to Single Ended Converter Offset
Voltage
DIFVIO
By Design
-
0.1
-
mV
Change In Converter Output
DIFOUT
Run Mode, 500
A Sinking Load
to No Load Condition
-
1
10
mV
SYSTEM GAIN DEVIATION
Gain Deviation from “Ideal Equation” Correlation
Factor + 5.0% (Note 3)
VOUT -
VRESET
Run Mode, maximum signal
output from Input Amplifier
<2.25VP-P, Equation Output X
0.95 + Device Reset Voltage;
For Total VOUT 4.7V
-8%,
100mV
Equatio
n
X 0.95
-
VRESET
8%,
100mV
V
NOTES:
2. Q = fo/BW, where: fo = Center Frequency, BW = 3dB Bandwidth
3.
Ideal Equation: INTOUT (Volts) = [VIN * GIN * GPR * GBPF * 1/ * (N/tC(ms) * fQ(kHz)) * GDSE] + VRESET
Where: VIN = input signal amplitude (VP-P)
GIN = External Input Gain; GIN = RF/RIN
GPR = Programmed Gain
GBPF = Gain of Bandpass Filter (2 for Ideal Case at Center)
tINT = Integration Time; tINT = N/fQ
0.318 = 1/
N = Number of Cycles of Input Signal
fQ = Frequency of Input Signal
RF = Feedback Resistor Value
RIN = Signal Input Resistor Value
tC = Programmed Time Constant
GDSE = Gain of DSE Converter (2 for Ideal Case)
VRESET = Integrator Reset Voltage = 0.125V, Typ
Electrical Specifications
VDD = 5V 5%, GND = 0V, Clock Frequency 4MHz 0.1%, TA = -40oC to 125oC,
Unless Otherwise Specified (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS



Html Pages

1 2 3 4 5 6 7 8 9 10 11


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com