IMX6SLLCEC datasheet(24/90 Pages) NXP

24 / 90 page

i.MX 6SLL Applications Processors for Consumer Products, Rev. 0.2, 11/2017

NXP Semiconductors

Electrical Characteristics

4.2.2

Power-Down Sequence

For power-down sequence, the restrictions are as follows:

•

VDD_SNVS_IN supply must be turned off after all other power supply. It may be connected

(shorted) with VDD_HIGH_IN supply.

•

If a coin cell is used to power VDD_SNVS_IN, then ensure that it is removed after all other supply

are switched off.

4.2.3

Power Supplies Usage

All I/O pins should not be externally driven while the I/O power supply for the pin (NVCC33_IO and

NVCC18_IO) is OFF. This can cause internal latch-up and malfunctions due to reverse current flows. For

information about I/O power supply of each pin, see “Power Group” column of Table 63, "13 x 13 mm

Functional Contact Assignments," on page 71.

4.3

Integrated LDO Voltage Regulator Parameters

Various internal supplies can be powered ON from internal LDO voltage regulators. All the supply pins

named *_CAP must be connected to external capacitors. The onboard LDOs are intended for internal use

only and should not be used to power any external circuitry. See the i.MX 6SLL Reference Manual for

details on the power tree scheme recommended operation.

NOTE

The *_CAP signals should not be powered externally. These signals are

intended for internal LDO or LDO bypass operation only.

4.3.1

Regulators for Analog Modules

4.3.1.1

LDO_1P1

The LDO_1P1 regulator implements a programmable linear-regulator function from VDD_HIGH_IN (see

Table 9 for min and max input requirements). Typical Programming Operating Range is 1.0 V to 1.2 V

with the nominal default setting as 1.1 V. LDO_1P1 supplies the USB Phy and the PLLs. A programmable

brown-out detector is included in the regulator that can be used by the system to determine when the load

capability of the regulator is being exceeded to take the necessary steps. Current-limiting can be enabled

to allow for in-rush current requirements during start-up, if needed. Active-pull-down can also be enabled

for systems requiring this feature.

For information on external capacitor requirements for this regulator, see the Hardware Development

Guide for i.MX 6SLL Applications Processors (IMX6SLLHDG). For additional information, see the i.MX

6SLL Reference Manual (IMX6SLLRM).

4.3.1.2

LDO_2P5

The LDO_2P5 module implements a programmable linear-regulator function from VDD_HIGH_IN (see

Table 9 for min and max input requirements). Typical programming operating range is 2.25 V to 2.75 V

IMX6SLLCEC 데이터시트(PDF) 24 Page - NXP Semiconductors

IMX6SLLCEC 데이터시트(HTML) 24 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

데이터시트 다운로드

링크 URL