전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SSM2518CBZ-R7 데이터시트(PDF) 20 Page - Analog Devices

부품명 SSM2518CBZ-R7
상세설명  Digital Input Stereo, 2 W, Class-D Audio Power Amplifier
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

SSM2518CBZ-R7 데이터시트(HTML) 20 Page - Analog Devices

Back Button SSM2518CBZ-R7 Datasheet HTML 16Page - Analog Devices SSM2518CBZ-R7 Datasheet HTML 17Page - Analog Devices SSM2518CBZ-R7 Datasheet HTML 18Page - Analog Devices SSM2518CBZ-R7 Datasheet HTML 19Page - Analog Devices SSM2518CBZ-R7 Datasheet HTML 20Page - Analog Devices SSM2518CBZ-R7 Datasheet HTML 21Page - Analog Devices SSM2518CBZ-R7 Datasheet HTML 22Page - Analog Devices SSM2518CBZ-R7 Datasheet HTML 23Page - Analog Devices SSM2518CBZ-R7 Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 48 page
background image
SSM2518
Datasheet
Rev. B | Page 20 of 48
DIGITAL AUDIO FORMATS
STEREO MODE
SAI = 0
SDATA_FMT = 0 (I2S), 1 (LJ), 2 (RJ 24-bit), 3 (RJ 16-bit)
BCLK
LEFT CHANNEL
8 TO 32 BCLKs
8 TO 32 BCLKs
8 TO 32 BCLKs
ANY# BCLKs
8 TO 32 BCLKs
8 TO 32 BCLKs
RIGHT CHANNEL
RIGHT CHANNEL
LEFT CHANNEL
8 TO 32 BCLKs
LEFT CHANNEL
RIGHT CHANNEL
LRCLK
SDATA I2S
SDATA LJ
SDATA RJ
Figure 26. Stereo Modes: I2S, Left Justified, and Right Justified
TDM, 50% DUTY CYCLE MODE
SAI = 1 (2 slots), 2 (4 slots), 3 (8 slots), 4 (16 slots)
SDATA_FMT = 0 (I2S), 1 (LJ), 2 (RJ 24-bit), 3 (RJ 16-bit)
BCLK_EDGE = 0
LRCLK_MODE = 0
SLOT_WIDTH = 0 (32 BCLKs), 1 (24 BCLKs), 2 (16 BCLKs)
32/24/16 BCLKs
32/24/16 BCLKs
32/24/16 BCLKs
CHANNEL 1
CHANNEL 1
CHANNEL 2
CHANNEL 2
CHANNEL 2
CHANNEL N
CHANNEL N
CHANNEL N
CHANNEL 1
8 TO 32 BCLKs
8 TO 32 BCLKs
8 TO 32 BCLKs
8 TO 32 BCLKs
8 TO 32 BCLKs
8 TO 32 BCLKs
24 OR 16 BCLKs
24 OR 16 BCLKs
24 OR 16 BCLKs
BCLK
LRCLK
SDATA I2S
SDATA LJ
SDATA RJ
Figure 27. TDM Modes with 50% Duty Cycle LRCLK
TDM, PULSE MODE
SAI = 1 (2 slots), 2 (4 slots), 3 (8 slots), 4 (16 slots)
SDATA_FMT = 0 (I2S), 1 (LJ), 2 (RJ 24-bit), 3 (RJ 16-bit)
BCLK_EDGE = 0
LRCLK_MODE = 1
SLOT_WIDTH = 0 (32 BCLKs), 1 (24 BCLKs), 2 (16 BCLKs)
CHANNEL 2
CHANNEL N
CHANNEL 1
32/24/16 BCLKs
32/24/16 BCLKs
32/24/16 BCLKs
CHANNEL 1
CHANNEL 1
CHANNEL 2
CHANNEL 2
CHANNEL N
CHANNEL N
8 TO 32 BCLKs
8 TO 32 BCLKs
8 TO 32 BCLKs
8 TO 32 BCLKs
8 TO 32 BCLKs
8 TO 32 BCLKs
24 OR 16 BCLKs
24 OR 16 BCLKs
24 OR 16 BCLKs
BCLK
LRCLK
SDATA I2S
SDATA LJ
SDATA RJ
Figure 28. TDM Modes with Pulse Mode LRCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com