| 전자부품 데이터시트 검색엔진 |
|
SSM2518CPZ-R7 데이터시트(PDF) 45 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
SSM2518CPZ-R7 데이터시트(HTML) 45 Page - Analog Devices |
|
45 / 48 page ![]() Datasheet SSM2518 Rev. B | Page 45 of 48 Bits Bit Name Settings Description Reset Access 1010 341.12 ms 1011 682.24 ms 1100 1.364 sec 1101 Reserved 1110 Reserved 1111 Reserved DRC CONTROL 8 REGISTER Address: 0x11, Reset: 0x1C, Name: DRC_Control_8 Table 30. Bit Descriptions for DRC_Control_8 Bits Bit Name Settings Description Reset Access [7:6] RESERVED Reserved. 0x0 RW [5:2] DRC_POST_G Post-DRC Gain Adjust Setting. This can be used to add additional gain after the DRC function to compensate for the overall reduction of system gain due to the DRC. 0x7 RW 0000 +21 dB 0001 +18 dB 0010 +15 dB 0011 +12 dB 0100 +9 db 0101 +6 dB 0110 +3 dB 0111 0 dB 1000 −3 dB 1001 −6 dB 1010 −9 dB 1011 −12 dB 1100 −15 dB 1101 −18 dB 1110 −21 dB 1111 −24 dB [1:0] RESERVED Reserved. 0x0 RW |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |