| 전자부품 데이터시트 검색엔진 |
|
PC87383 데이터시트(PDF) 39 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87383 데이터시트(HTML) 39 Page - National Semiconductor (TI) |
|
39 / 77 page ![]() 3.0 Device Architecture and Configuration (Continued) Revision 1.1 39 www.national.com Bit Type Description 7- Reserved. 6 R/W or RO EVDBNC (Event Debounce Enable). (Ports 0 and 1 with event detection capability). Enables transferring the signal only after a predetermined debounce period. 0: Disabled. 1: Enabled (default). Reserved. (Port 2 and Port 1 - bits 2 and 3). 5 R/W or RO EVPOL (Event Polarity). (Ports 0 and 1 with event detection capability). This bit defines the polarity of the signal that issues an interrupt from the corresponding GPIO pin (falling/low or rising/high). 0: Falling edge or low level input (default). 1: Rising edge or high level input. Reserved. (Port 2). Always 0. 4 R/W or RO EVTYPE (Event Type). (Ports 0 and 1 with event detection capability). This bit defines the type of the signal that issues an interrupt from the corresponding GPIO pin (edge or level). 0: Edge input (default). 1: Level input. Reserved. (Port 2). Always 0. 3 R/W1S LOCKCFP (Lock Configuration of Pin). When set to 1, this bit locks the GPIO pin configuration and data (see also Section 5.4 on page 45) by disabling writing to itself, to GPCFG register bits PUPCTL, OUTTYPE and OUTENA, and to the corresponding bit in GPDO register. Once set, this bit can only be cleared by Hardware reset. 0: R/W bits are enabled for write (default). 1: All bits are RO. 2 R/W or RO PUPCTL (Pull-Up Control). This bit is used to enable/disable the internal pull-up capability of the corresponding GPIO pin. It supports open-drain output signals with internal pull-ups and TTL input signals. 0: Disabled. 1: Enabled (default). 1 R/W or RO OUTTYPE (Output Type). This bit controls the output buffer type (open-drain or push-pull) of the corresponding GPIO pin. 0: Open-drain (default). 1: Push-pull. 0 R/W or RO OUTENA (Output Enable). This bit indicates the GPIO pin output state. It has no effect on the input path. 0: TRI-STATE (default). 1: Output enabled. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |