전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

FSUSB242 데이터시트(PDF) 3 Page - ON Semiconductor

부품명 FSUSB242
상세설명  Type-C USB Port Protection Switch
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

FSUSB242 데이터시트(HTML) 3 Page - ON Semiconductor

  FSUSB242 Datasheet HTML 1Page - ON Semiconductor FSUSB242 Datasheet HTML 2Page - ON Semiconductor FSUSB242 Datasheet HTML 3Page - ON Semiconductor FSUSB242 Datasheet HTML 4Page - ON Semiconductor FSUSB242 Datasheet HTML 5Page - ON Semiconductor FSUSB242 Datasheet HTML 6Page - ON Semiconductor FSUSB242 Datasheet HTML 7Page - ON Semiconductor FSUSB242 Datasheet HTML 8Page - ON Semiconductor FSUSB242 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
FSUSB242
CONFIDENTIAL AND PROPRIETARY
NOT FOR PUBLIC RELEASE
www.onsemi.com
3
APPLICATION INFORMATION
Over Voltage Protection
Over voltage protection turns the switch off if the inputs
HSD+/HSD− rise above the over voltage trip threshold.
Under Voltage Lockout
The under−voltage lockout on VDD pin turns the switch
off if the VDD voltage drops below the lockout threshold.
With the SELpin active, the input voltage rising above the
UVLO threshold releases the lockout and enables the
switch.
Tri−State Input Control Pin (SEL)
The SEL pin can be tri−stated to disable the switch to save
power, there are a few ways to achieve this. If the SEL pin
is controlled by GPIO in the system, if the GPIO pin has
a High−Z state where the impedance of the High−Z state is
larger then 2 M
W the switch will recognize the High−Z state
and disable the switch. If the system does not have GPIO that
supports High−Z state, the user can utilize 2 MOSFETs or
a Logic Device to achieve the same result.
For GPIO
The SEL pin function below:
If the input is pulled up with less than 50 kW it will be
considered as Logic High
If the input is pulled down with less than 50 kW it will
be consider as Logic Low
If the input is pulled up or down with more 4 MW it
will be consider as float/High−Z
System Timing Diagram
Figure 3. System Timing Plot
VDD
HSD±
HSD1±
HSD2±
SEL
UVLO
TON
HSD± = HSD1±
4V
TOFF
SEL = L
SEL = H
TBBM
HSD± = HSD1±
HSD± = HSD2±
3V
HSD± = HSD2±
TON
TOFF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com