FUSB307BMPX datasheet(38/57 Pages) ONSEMI

38 / 57 page

www.onsemi.com

Table 38. TCPC_CTRL

Address: 19h

Reset Value: 0x00 (POR, and SW_RST)

Type: Read/Write

Bit #

Name

R/W/C

Size (Bits)

TCPC Control Register

7:4

Reserved

Reserved: 00b

EN_WATCHDOG

R/W

0b: Watchdog Monitoring is disabled (default)

1b: Watchdog Monitoring is enabled

DEBUG_ACC_CTRL

R/W

Debug Accessory Control

0b: Standard Output is Controlled by FUSB307B

1b: Standard Output is Controlled by external processor

Note: See: Debug Accessory State Machine

3:2

I2C_CLK_STRETCH

00b: I2C clock stretching is disabled. Writing to these register bits

will be ignored.

BIST_TMODE

R/W

BIST Test Data Receive Enable

0b: Normal Operation. Incoming messages are stored and passed

to host

1b: BIST Test Mode. Receive buffer is cleared immediately after

GoodCRC response.

ORIENT

R/W

Plug Orientation

0b: When Vconn is enabled, apply it to the CC2 pin. Monitor the

CC1 pin for BMC communications if PD messaging is enabled.

1b: When Vconn is enabled, apply it to the CC1 pin. Monitor the

CC2 pin for BMC communications if PD messaging is enabled.

Table 39. ROLECTRL

Address: 1Ah

Reset Value (Note 19) 0x0A for FUSB307B Device in dead battery, 0x4A for non−dead−battery.

Type: Read/Write

Bit #

Name

R/W/C

Size (Bits)

Role Control Description

Reserved

Reserved: 0b

DRP

(Notes 21, 22)

R/W

0b: No DRP.

Bits B3..0 determine Rp/Rd/Ra settings

1b: DRP

5:4

RP_VAL

R/W

00b: Rp default

01b: Rp 1.5 A

10b: Rp 3.0 A

11b: Reserved

3:2

CC2_TERM

(Notes 23, 24)

R/W

00b: Ra

01b: Rp (Use Rp definition in B5..4)

10b: Rd

11b: Open (Disconnect or don’t care)

1:0

CC1_TERM

(Notes 23, 24)

R/W

00b: Ra

01b: Rp (Use Rp definition in B5..4)

10b: Rd

11b: Open (Disconnect or don’t care)

20. Reset values are loaded on either VBUS or VDD power up. Dead battery Reset values loaded on VBUS power up will be maintained when

battery is eventually present.

21. Rp value is defined in B5..4 when performing the DRP toggling as well as when a connection is resolved.

22. The FUSB307B toggles CC1 & CC2 after receiving a.LOOK4CON and until a connection is detected. Upon connection, the FUSB307B

resolves to either an Rp or Rd and report the CC1/CC2 State in the CCSTAT register. The FUSB307B will continue to present the resolved

Rd or Rp regardless of any changes voltage on the CC wires.

23. When CCx_TERM bits are set to Open and DRP = 0, the PHY and CC comparators will power down.

24. If DRP = 1, LOOK4CON starts toggling with the value set in CC1_TERM/CC2_TERM. If CC1_TERM/CC2_TERM is different than Rp/Rp

or Rd/Rd, the COMMAND will be ignored.

FUSB307BMPX 데이터시트(PDF) 38 Page - ON Semiconductor

FUSB307BMPX 데이터시트(HTML) 38 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

데이터시트 다운로드

링크 URL