| 전자부품 데이터시트 검색엔진 |
|
AD5693RARMZ 데이터시트(PDF) 10 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD5693RARMZ 데이터시트(HTML) 10 Page - Analog Devices |
|
10 / 26 page ![]() AD5693R/AD5692R/AD5691R/AD5693 Data Sheet Rev. D | Page 10 of 26 3 GND 4 A0 1 VDD 2 VLOGIC 6 SDA 5 SCL 8 VOUT 7 VREF AD5693R-1 AD5691R-1 TOP VIEW (Not to Scale) NOTES 1. CONNECT THE EXPOSED PAD TO GND. Figure 7. AD5693R-1/AD5691R-1 Pin Configuration, 8-Lead LFCSP, VLOGIC Option Table 9. AD5693R-1/AD5691R-1 Pin Function Descriptions, 8-Lead LFCSP, VLOGIC Option Pin No. Mnemonic Description 1 VDD Power Supply Input. These devices can be operated from 2.7 V to 5.5 V. Decouple the supply to GND. 2 VLOGIC Digital Power Supply. Voltage ranges from 1.62 V to 5.5 V. Decouple the supply to GND. 3 GND Ground Reference. 4 A0 Programmable Address for Multiple Package Decoding. The address pin can be updated on-the-fly. 5 SCL Serial Clock Line. 6 SDA Serial Data Input/Output. 7 VREF Reference Input/Output. In the AD5693R-1/AD5691R-1, this is a reference output pin by default. It is recommended to use a 10 nF decoupling capacitor for the internal reference. 8 VOUT Analog Output Voltage from the DAC. The output amplifier has rail-to-rail operation. EPAD Exposed Pad. Connect the exposed pad to GND. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |