| 전자부품 데이터시트 검색엔진 |
|
AD5721 데이터시트(PDF) 18 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD5721 데이터시트(HTML) 18 Page - Analog Devices |
|
18 / 31 page ![]() AD5761/AD5721 Data Sheet Rev. C | Page 18 of 32 SCLK SDI 200µs/DIV 5V 5V 2V 5V SYNC VOUT Figure 55. Software Full Reset Glitch from Zero Scale with Output Loaded, ±10 V Range 200µs/DIV 5V 5V 1V 5V SCLK SYNC SDI VOUT Figure 56. Output Range Change Glitch, 0 V to 5 V Range 200µs/DIV 5V 5V 200mV 5V SCLK SYNC SDI VOUT Figure 57. Output Range Change Glitch, ±10 V Range –4 –2 0 2 4 6 8 10 –2.0 –1.5 –1.0 –0.5 0 0.5 1.0 1.5 2.0 TIME (Seconds) VDD = +21V VSS = –11V VREFIN = 2.5V TA = 25°C Figure 58. Peak-to-Peak Noise (Voltage Output Noise), 0.1 Hz to 10 Hz Bandwidth –30 –20 –10 0 10 20 30 –2.0 2.0 –1.5 –1.0 –0.5 0 0.5 1.0 1.5 TIME (Seconds) VDD = +21V VSS = –11V TA = 25°C Figure 59. Peak-to-Peak Noise (Voltage Output Noise), 100 kHz Bandwidth FREQUENCY (Hz) DAC OUTPUT NSD (nV/√Hz), EXT REF, ZS DAC OUTPUT NSD (nV/√Hz), EXT REF, MS DAC OUTPUT NSD (nV/√Hz), EXT REF, FS VDD = +21V VSS = –11V TA = 25°C Figure 60. DAC Output Noise Spectral Density vs. Frequency, ±10 V Range |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |