| 전자부품 데이터시트 검색엔진 |
|
DLP4710AFQL 데이터시트(PDF) 34 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DLP4710AFQL 데이터시트(HTML) 34 Page - Texas Instruments |
|
34 / 43 page ![]() VOFFSET VBIAS VSS VDD VOFFSET ≤ < 6 V VDD VBIAS ≤ < 6 V VSS t DELAY 20 V 16 V 12 V 8 V 4 V 0 V 12 V 8 V 4 V 0 V 34 DLP4710 DLPS125 – NOVEMBER 2018 www.ti.com Product Folder Links: DLP4710 Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated Power Supply Sequencing Requirements (continued) Table 3. Power-Up Sequence Delay Requirement PARAMETER MIN MAX UNIT tDELAY Delay requirement from VOFFSET power up to VBIAS power up 2 ms VOFFSET Supply voltage level at beginning of power–up sequence delay (see Figure 23) 6 V VBIAS Supply voltage level at end of power–up sequence delay (see Figure 23) 6 V Refer to Table 3 for VOFFSET and VBIAS supply voltage levels during power-up sequence delay. Figure 23. Power-Up Sequence Delay Requirement |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |