전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SSM2529ACBZ-R7 데이터시트(PDF) 28 Page - Analog Devices

부품명 SSM2529ACBZ-R7
상세설명  Digital Input, Mono 2 W, Class-D Audio Power Amplifier
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

SSM2529ACBZ-R7 데이터시트(HTML) 28 Page - Analog Devices

Back Button SSM2529ACBZ-R7 Datasheet HTML 24Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 25Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 26Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 27Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 28Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 29Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 30Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 31Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 52 page
background image
SSM2529
Data Sheet
Rev. 0 | Page 28 of 52
Input Sample
Frequency, fS (kHz)
Setting 0
b000
Setting 1
b001
Setting 2
b010
Setting 3
b011
Setting 4
b100
Setting 5
b101
Setting 6
b110 thru
b111
48
Ratio
N/A
128 f
S
256 f
S
384 f
S
512 f
S
768 f
S
Reserved
MCLK
6.144 MHz
12.288 MHz
18.432 MHz
24.576 MHz
36.864 MHz
88.2
Ratio
N/A
64 f
S
128 f
S
192 f
S
256 f
S
384 f
S
Reserved
MCLK
5.6448 MHz
11.2896 MHz
16.9344 MHz
22.5792 MHz
33.8688 MHz
96
Ratio
N/A
64 f
S
128 f
S
192 f
S
256 f
S
384 f
S
Reserved
MCLK
6.144 MHz
12.288 MHz
18.432 MHz
24.576 MHz
36.864 MHz
When using MCS = 0/64fS mode, the chip automatically operates in low power mode.
EDGE SPEED AND CLOCKING CONTROL (SYS_CTRL) REGISTER
Table 49. Address: 0x01, Reset: 0x20, Name: SYS_CTRL
Bits
Bit Name
Settings
Description
Reset
Access
7
PDM_MODE
PDM input enable
0x0
RW
0
Disable PDM input
1
Enable PDM input
6
PDM_FS
PDM input sample rate
0x0
RW
0
About 3 MHz sample rate
1
About 6 MHz sample rate
5
PDB_ADC
ADC power down
0x1
RW
0
Power down
1
Power on
4
BCLK_RATE
BCLK cycles per channel frame
0x0
RW
0
32 cycles per channel
1
16 cycles per channel
3
BCLK_GEN
Generate BCLK internally
0x0
RW
0
Disabled
1
Enabled
[2:1]
EDGE
Edge rate control
0x0
RW
00
Normal operation
01
Low EMI mode operation
0
ASR
Auto sample rate
0x0
RW
0
Sample rate setting determined by MCS register (Register 0x00, Bits[3:1])
1
Automatic sample rate detection
SERIAL AUDIO INTERFACE AND SAMPLE RATE CONTROL (SAI_FMT1) REGISTER
Table 50. Address: 0x02, Reset: 0x02, Name: SAI_FMT1
Bits
Bit Name
Settings
Description
Reset
Access
[7:6]
SDATA_FMT
Serial data format
0x0
RW
00
I2S, BCLK delay by 1
01
Left justified
10
Right justified, 24-bit data
11
Right justified, 16-bit data
[5:3]
SAI
Serial audio interface format
0x0
RW
000
Stereo I2S, left justified, right justified
001
TDM2
010
TDM4
011
TDM8
100
TDM16
101
Mono PCM
110
Reserved
111
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com