전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS5396 데이터시트(PDF) 32 Page - Cirrus Logic

부품명 CS5396
상세설명  120 dB, 96 kHZ Audio A/D Converter
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5396 데이터시트(HTML) 32 Page - Cirrus Logic

Back Button CS5396 Datasheet HTML 28Page - Cirrus Logic CS5396 Datasheet HTML 29Page - Cirrus Logic CS5396 Datasheet HTML 30Page - Cirrus Logic CS5396 Datasheet HTML 31Page - Cirrus Logic CS5396 Datasheet HTML 32Page - Cirrus Logic CS5396 Datasheet HTML 33Page - Cirrus Logic CS5396 Datasheet HTML 34Page - Cirrus Logic CS5396 Datasheet HTML 35Page - Cirrus Logic CS5396 Datasheet HTML 36Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 40 page
background image
CS5396 CS5397
32
DS229PP2
AINL-, AINL+ - Differential Left Channel Analog Inputs, Pin 4,5.
Analog input connections for the left channel differential inputs. Nominally 4.0 Vpp differential
for full-scale digital output.
Analog Outputs
VCOM - Common Mode Voltage Output, Pin 2.
Nominally +2.5 volts. Requires a 100
µF electrolytic capacitor in parallel with 0.1 µF ceramic
capacitor for decoupling to AGND. Caution is required if this output is to be used to bias the
analog input buffer circuits. Refer to text.
VREF - Voltage Reference Output, Pin 1.
Nominally +4.0 volts. Requires a 470
µF electrolytic capacitor in parallel with 0.1 µF ceramic
capacitor for decoupling to AGND.
Digital Inputs
ADCTL - Analog Control Input, Pin 6.
Must be connected to DACTL. This signal enables communication between the analog and
digital circuits.
MCLKA - Analog Section Input Clock, Pin 7.
This clock is internally divided and controls the delta-sigma modulators. The required MCLKA
frequency is determined by the desired output sample rate (Fs). MCLKA of 24.576 MHz
corresponds to an Fs of 96 kHz in 64x Oversampling Mode and 48 kHz in 128x Oversampling
Mode.
MCLKD - Digital Section Input Clock, Pin 20.
MCLKD clocks the digital filter and must be connected to MCLKA. The required MCLKD
frequency is determined by the desired output sample rate (Fs). MCLKD of 24.576 MHz
corresponds to an Fs of 96 kHz in 64x Oversampling Mode and 48 kHz in 128x Oversampling
Mode.
Digital Input Pin Definitions for Stand-Alone MODE
DFS - Digital Format Select, Pin 18.
The relationship between LRCK, SCLK and SDATA is controlled by the DFS pin. When high,
the serial output data format is I2S compatible. The serial data format is left-justified when low.
PDN - Power-Down, Pin 19.
When high, the device enters power-down. Upon returning low, the device enters normal
operation. Calibration of the device is required following release of power-down.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com