| 전자부품 데이터시트 검색엔진 |
|
STV0974 데이터시트(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STV0974 데이터시트(HTML) 25 Page - STMicroelectronics |
|
25 / 69 page ![]() Functional description STV0974 25/61 Interrupt Mask Register (IMASK) Interrupt Clear Register (ICLR) FIFO Threshold Register (FTHR) This register is used to program values such as 1 (flush), 16 or 32 (DMA burst) or any greater value up to 2032 for interrupt driven data transfer. Note that for proper DMA operation, ‘threshold’ must be greater than or equal to the DMA burst size (MICR[BSIZE]). Table 16: Interrupt Mask Register Bits Name Type Description [7:6] - - Reserved [5:0] IMASK RW Each IMASK bit set to ‘1’ enables the corresponding interrupt source bit in the status register (SR) Table 17: Interrupt Clear Register Bits Name Type Description [7:6] - - Reserved [5:2] ICLR WO Each ICLR bit written with a ‘1’ clears the corresponding interrupt source bit in the status register (SR). Writing a ‘0’ has no effect [1:0] - - Reserved Table 18: FIFO threshold register Description FTRH Holds the FIFO threshold value NE = 1 threshold = 1 (TH is ignored) NE = 0 threshold = TH * 16 (TH valid range is [1, 2...127]) Table 19: FIFO Threshold Register Bits Name Type Description [15:11] - - Reserved [10:4] TH RW Threshold value in 16-byte increments. [3:1] - - Reserved 0 NE RW Not Empty: 1 = Force threshold to 1 (TH is ignored) 0 = Normal |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |