| 전자부품 데이터시트 검색엔진 |
|
ES7210 데이터시트(PDF) 9 Page - Suzhou Everest Semiconductor Co. Ltd. |
|
|
|||||||||||||||||||||||||||||
ES7210 데이터시트(HTML) 9 Page - Suzhou Everest Semiconductor Co. Ltd. |
|
9 / 11 page ![]() Everest Semiconductor Confidential ES7210 Revision 11.1 9 March 2019 Latest datasheet: www.everest-semi.com or info@everest-semi.com SERIAL AUDIO PORT SWITCHING SPECIFICATIONS PARAMETER Symbol MIN MAX UNIT MCLK frequency 49.2 MHz MCLK duty cycle 40 60 % LRCK frequency 200 KHz LRCK duty cycle (Note 2) 40 60 % SCLK frequency 26 MHz SCLK pulse width low TSLKL 16 ns SCLK Pulse width high TSCLKH 16 ns SCLK falling to LRCK edge (master mode only) TSLR 10 ns LRCK edge to SCLK rising (slave mode only) TLSR 10 ns SCLK falling to SDOUT valid VDDD=3.3V VDDD=1.8V TSDO 16 39 ns LRCK edge to SDOUT valid (Note 3) VDDD=3.3V VDDD=1.8V T LDO 11 25 ns Note 2: one SCLK period of high time in DSP/PCM modes. Note 3: only apply to MSB of Left Justified or DSP/PCM mode B. Figure 4 Serial Audio Port Timing TSCLKH TLDO TSDO TLSR TSLR TSCLKL SDOUT SCLK LRCK |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |