전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Z86C34 데이터시트(PDF) 48 Page - Zilog, Inc.

부품명 Z86C34
상세설명  CMOS Z8 MCUs WITH ASCI UART OFFER EFFICIENT, COST-EFFECTIVE DESIGN FLEXIBILITY
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ZILOG [Zilog, Inc.]
홈페이지  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z86C34 데이터시트(HTML) 48 Page - Zilog, Inc.

Back Button Z86C34 Datasheet HTML 44Page - Zilog, Inc. Z86C34 Datasheet HTML 45Page - Zilog, Inc. Z86C34 Datasheet HTML 46Page - Zilog, Inc. Z86C34 Datasheet HTML 47Page - Zilog, Inc. Z86C34 Datasheet HTML 48Page - Zilog, Inc. Z86C34 Datasheet HTML 49Page - Zilog, Inc. Z86C34 Datasheet HTML 50Page - Zilog, Inc. Z86C34 Datasheet HTML 51Page - Zilog, Inc. Z86C34 Datasheet HTML 52Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 70 page
background image
Z86C34/C35/C36/C44/C45/C46
CMOS Z8® MCUs with ASCI UART
ZiLOG
48
P R E L I M I N A R Y
DS007601-Z8X0499
ASCI TRANSMIT DATA REGISTER (TDR)
(%(A)01H: READ/WRITE)
Data written to the ASCI Transmit Data Register (TDR) is
transferred to the Transmit Shift Register (TSR) as soon as
the TSR is empty. The TSR is not not software-accessible.
The ASCI transmitter is double-buffered so data can be
written to the TDR while the TSR is shifting out the previous
byte. Data can be written into and read out of the TDR. When
the TDR is read, the data transmit operation is not affected.
ASCI RECEIVE DATA REGISTER (RDR)
(%(A)02H: READ/WRITE)
When a complete incoming data byte is assembled in the
Receive Shift Register (RSR), it is automatically transferred
to the highest available location in the Receive Data FIFO.
The Receive Data Register (RDR) is the highest location in
the Receive Data FIFO. The RDRF bit in the STAT register
is set when one or more bytes is available from the FIFO.
The FIFO status for the character in the RDR is available
in the STAT register via bits 6, 5 and 4. STAT should be
read before reading the RDR. The data in both FIFO loca-
tions is popped when the character is read from the RDR.
ASCI CONTROL REGISTER A (CNTLA)
(%(A)03H: READ/WRITE)
Table 17. TDR Register Bit Functions
Bit
76543210
R
Transmit Data
W
Reset
UUUUUUUU
Table 18. RDR Register Bit Functions
Bit
76543210
R
Receive Data
W
Reset
UUUUUUUU
Table 19. CNTLA Register Bit Functions
Bit
7
6
5
4
3
2
1
0
R
Multiprocessor
Enable
(MPE)
Receiver
Enable
(RE)
Transmitter
Enable
(TE)
Reserved
Multiprocessor
Bit Received
(MPBR)
MOD2 MOD1 MOD0
W
Error Flag
Receive
(EFR)
Mode Select
Reset
0
0
0
1
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com