| 전자부품 데이터시트 검색엔진 |
|
Z86C34 데이터시트(PDF) 51 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z86C34 데이터시트(HTML) 51 Page - Zilog, Inc. |
|
51 / 70 page ![]() Z86C34/C35/C36/C44/C45/C46 ZiLOG CMOS Z8® MCUs with ASCI UART DS007601-Z8X0499 P R E L I M I N A R Y 51 Bit 2,1 are the Clock Source and Speed Select When the BRG mode bit in the ASEXT register is set to 0, these 3 bits, along with DR and PR in this register define the ASCI baud rate. Bits 2, 1 and 0 specify a power-of-two divider of the SCLK as defined in Table 22. These bits should never be set to all 1s or erratic results may occur. See the Baud Rate Generation Summary for more informa- tion on setting the ASCI baud rate. DR Sampling Clock 0 Divide by 16 1 Divide by 64 Table 22. Clock Source and Speed Bits SS2 SS1 SS0 Divider (DIV) 000 ÷1 001 ÷2 010 ÷4 011 ÷8 100 ÷16 101 ÷32 110 ÷64 1 1 1 Reserved |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |