| 전자부품 데이터시트 검색엔진 |
|
MT7697 데이터시트(PDF) 30 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
MT7697 데이터시트(HTML) 30 Page - List of Unclassifed Manufacturers |
|
30 / 81 page ![]() MT7697 Internet-of-Things Wireless Connectivity © 2016 MediaTek Inc. Page 30 of 81 This document contains information that is proprietary to MediaTek Inc. (“MediaTek”) and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited. 3-bit prescaler Reference clock rate for de-bounce counter (KHz) Minimum de-bounce period (ms) Maximum de-bounce period (ms) 111 0.0625 16 256 2.4.10 Power-on Sequence The power-on control sequence diagram shows how the code reset (PMU_RESET_N) is generated on chip. Figure 2-8. PMU Power-on Sequence 2.4.10.1 Power-on Reset (Cold Reset) The power on reset sequence after chip power on is shown below. Step 1: N9 reset is de-asserted and boot from ROM (CM4 reset state is still asserted) Step 2: N9 sets up top configuration registers (such as PLL) and then de-asserts CM4 reset Step 3: CM4 boots from ROM while N9 polls the PDA (Patch Decryption Accelerator) status Step 4: CM4 fetch flash header (N9 FW download length information) Step 5: CM4 setup PDA and PDA address generator Step 6: PDA loads firmware from the flash to N9 IDLM |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |