전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

MP7612AS 데이터시트(PDF) 5 Page - Exar Corporation

부품명 MP7612AS
상세설명  Octal 12-Bit DAC Array D/A Converter with Output Amplifier and Serial Data/Address uP Control Logic
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  EXAR [Exar Corporation]
홈페이지  http://www.exar.com
Logo EXAR - Exar Corporation

MP7612AS 데이터시트(HTML) 5 Page - Exar Corporation

  MP7612AS Datasheet HTML 1Page - Exar Corporation MP7612AS Datasheet HTML 2Page - Exar Corporation MP7612AS Datasheet HTML 3Page - Exar Corporation MP7612AS Datasheet HTML 4Page - Exar Corporation MP7612AS Datasheet HTML 5Page - Exar Corporation MP7612AS Datasheet HTML 6Page - Exar Corporation MP7612AS Datasheet HTML 7Page - Exar Corporation MP7612AS Datasheet HTML 8Page - Exar Corporation MP7612AS Datasheet HTML 9Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
MP7612
5
Rev. 3.00
25
°C
Tmin to Tmax
ELECTRICAL CHARACTERISTICS (CONT’D)
Parameter
Symbol
Min
Typ
Max
Min
Max
Units
Test Conditions/Comments
DIGITAL INPUTS3
Logic High
VIH
2.4
V
Logic Low
VIL
0.8
V
Input Current
IL
+10
µA
Input Capacitance1
CL
8pF
ANALOG OUTPUTS
Output Swing
–VEE +1.4
VCC –1.4
V
Output Drive Current
–5
5
mA
Output Impedance
RO
1
Ω
Output Short Circuit Current
ISC
25
mA
+FS to AGND
30
mA
+FS to VEE
40
mA
–FS to AGND
55
mA
–FS to VCC
DIGITAL OUTPUTS
Output High Voltage
VOH
4.5
V
Output Low Voltage
VOL
0.5
V
POWER SUPPLIES
VCC Voltage5
VCC
VREF+1.5 12
12.75
VREF+1.5 12.75
V
VEE Voltage5
VEE –12.75
–12
–5
–12.75
–5
V
DVDD Voltage
DVDD
4.5
5
5.5
4.5
5.5
V
Positive Supply Current
ICC
8
10
10
mA
Bipolar zero
Negative Supply Current
IEE
15
20
20
mA
Bipolar zero
Digital Supply Current
IDD
2
2
mA
Bipolar zero
Power Dissipation
PDISS
320
420
450
mW
Bipolar zero
ANALOG GROUND CURRENT
Per Channel1
IAGND
±60
µA
See Application Notes
DIGITAL TIMING
SPECIFICATIONS1,4
VIL = 0, VIH = 5.0, CL = 20 pF
Input Clock Pulse Width
tCH, tCL
35
ns
Data Setup Time
tDS
15
ns
Data Hold Time
tDH
15
ns
CLK to SDO Propagation Delay
tPD
40
ns
DAC Register Load Pulse Width
tLD
35
ns
Preset Pulse Width
tPR
50
ns
Clock Edge to Load Time
tCKLD1
140
ns
Note: tLD and tCKLD2 cannot both
tCKLD2
0
be min. since tCKLD1=tCKLD2+tLD
LD Falling Edge to SDO
tHZ1
50
ns
Tri-state Enable
LD Rising Edge to SDO
tHZ2
50
ns
Tri-state Disable
LD Rising Edge to CLK Enable
tLDCK
50
ns
LD Set-up Time with Respect
tLDSU
30
ns
to CLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com