| 전자부품 데이터시트 검색엔진 |
|
DAC5687IPZP 데이터시트(PDF) 11 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DAC5687IPZP 데이터시트(HTML) 11 Page - Texas Instruments |
|
11 / 72 page ![]() www.ti.com Typical Characteristics 1 Code −8 −6 −4 −2 0 2 4 6 8 0 10000 20000 30000 40000 50000 60000 70000 G001 Code −6 −4 −2 0 2 4 6 0 10000 20000 30000 40000 50000 60000 70000 G002 f − Frequency − MHz −90 −80 −70 −60 −50 −40 −30 −20 −10 0 10 0 50 100 150 200 250 G003 fdata = 125 MSPS fin = 20 MHz Real IF = 20 MHz y4 Interpolation PLL Off f − Frequency − MHz −90 −80 −70 −60 −50 −40 −30 −20 −10 0 10 0 50 100 150 200 250 G004 fdata = 125 MSPS fin = −30 MHz Complex IF = 95 MHz y4L Interpolation CMIX PLL Off DAC5687 SLWS164B – FEBRUARY 2005 – REVISED JUNE 2005 ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS) (continued) over recommended operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 3.3 V, IOVDD = 3.3 V, DVDD = 1.8 V, IOUT FS = 19.2 mA (unless otherwise noted) DIGITAL SPECIFICATIONS PARAMETER TEST CONDITIONS MIN TYP MAX UNIT High impedance load on PLLLOCK. Note that Delay from CLK2 rising edge to PLLLOCK tdelay(Plllock) PLLLOCK delay increases with a lower im- 4.5 ns rising edge pedance load. Figure 1. Integral Nonlinearity Figure 2. Differential Nonlinearity Figure 3. Single Tone Spectral Plot Figure 4. Single Tone Spectral Plot 11 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |