전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7940BRJ-R2 데이터시트(PDF) 15 Page - Analog Devices

부품명 AD7940BRJ-R2
상세설명  3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7940BRJ-R2 데이터시트(HTML) 15 Page - Analog Devices

Back Button AD7940BRJ-R2 Datasheet HTML 11Page - Analog Devices AD7940BRJ-R2 Datasheet HTML 12Page - Analog Devices AD7940BRJ-R2 Datasheet HTML 13Page - Analog Devices AD7940BRJ-R2 Datasheet HTML 14Page - Analog Devices AD7940BRJ-R2 Datasheet HTML 15Page - Analog Devices AD7940BRJ-R2 Datasheet HTML 16Page - Analog Devices AD7940BRJ-R2 Datasheet HTML 17Page - Analog Devices AD7940BRJ-R2 Datasheet HTML 18Page - Analog Devices AD7940BRJ-R2 Datasheet HTML 19Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 20 page
background image
AD7940
Rev. 0 | Page 15 of 20
POWER VS. THROUGHPUT RATE
By using the power-down mode on the AD7940 when not
converting, the average power consumption of the ADC
decreases at lower throughput rates. Figure 19 shows how as the
throughput rate is reduced, the part remains in its shutdown
state longer, and the average power consumption over time
drops accordingly.
For example, if the AD7940 is operated in a continuous sam-
pling mode, with a throughput rate of 10 kSPS and an SCLK of
2.5 MHz (VDD = 3.6 V), and the device is placed in power-down
mode between conversions, the power consumption is calcu-
lated as follows. The maximum power dissipation during nor-
mal operation is 6.84 mW (VDD = 3.6 V). If the power-up time
from power-down is 1 µs, and the remaining conversion time is
6.4 µs, (using a 16 SCLK transfer), then the AD7940 can be said
to dissipate 6.84 mW for 7.4 µs during each conversion cycle.
With a throughput rate of 10 kSPS, the cycle time is 100 µs. For
the remainder of the conversion cycle, 92.6 µs, the part remains
in power-down mode. The AD7940 can be said to dissipate
1.08 µW for the remaining 92.6 µs of the conversion cycle.
Therefore, with a throughput rate of 10 kSPS, the average power
dissipated during each cycle is
(7.4/100) × (6.84 mW) + (92.6/100) × (1.08 µW) = 0.51 mW
Figure 19 shows the power dissipation versus the throughput
rate when using the power-down mode with 3.6 V supplies and
a 2.5 MHz SCLK.
0.01
0
5
10
15
20
25
THROUGHPUT (kSPS)
30
35
40
45
50
0.1
1
10
VDD = 3.6V
FSCLK = 2.5MHz
Figure 19. Power vs. Throughput Using Power-Down Mode at 3.6 V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com