| 전자부품 데이터시트 검색엔진 |
|
LS1022A 데이터시트(PDF) 10 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
LS1022A 데이터시트(HTML) 10 Page - Freescale Semiconductor, Inc |
|
10 / 71 page ![]() LS1021A/LS1020A Overview TWR-LS1021A Reference Manual, Rev. 0 Freescale Semiconductor 1-1 Chapter 1 LS1021A/LS1020A Overview The QorIQ LS1021A Tower System Module (TWR-LS1021A) is a low cost, high-performance evaluation, development, and test platform supporting the LS1021A processor, which is based on the dual ARM® Cortex™-A7 cores up to 1.0 GHz. TWR-LS1021A feature an integrated on-board probe for future cost savings, along with third-party platforms developed by Freescale’s embedded board solution partners. The TWR-LS1021A is optimized to support the high-bandwidth DDR3L memory and a full complement of high-speed SerDes ports. The system is lead-free and RoHS-compliant. The TWR-LS1021A additionally provides support for pin-compatible subset device, the LS1020A processor. Throughout this document, references to LS1021A should be presumed to apply equally as well to the LS1020A, unless otherwise noted. Similarly, references to TWR-LS1021A apply equally to the TWR-LS1020A. 1.1 Related documentation Table 1-1 lists and explains the additional documents and resources that you can refer, for more information on TWR-LS1021A board. Some of the documents listed below may be available only under a non-disclosure agreement (NDA). To request access to these documents, contact your local field applications engineer or sales representative. NOTE Freescale Semiconductor, Inc. does not own MBED Documents and are mentioned solely for the reference purpose. Table 1-1. Related documentation Document Description LS1021A QorIQ Advanced Multicore Processor Data Sheet Provides information about electrical characteristics, hardware design considerations, pin assignments, package information, and ordering information. LS1021A QorIQ Integrated Multicore Processor Reference Manual (LS1021ARM) Provides a detailed description about LS1021A QorIQ multicore processor and its features, such as memory map, serial interfaces, power supply, chip features, and clock information. The SystemID Format for Power Architecture™ Development Systems (AN3638) Freescale Semiconductor Power Architecture™ technology-based evaluation and development platforms may optionally implement a “System ID” non-volatile memory device. This device stores important configuration data about the board. TWR-LS1021A Getting Started (TWR-LS1021AGS) This TWR-LS1021A Getting Started Guide explains how to connect the TWR-LS1021A card (700-28040 revX3) and verify its basic operation. This document shows the settings for switches, connectors, jumpers, push buttons, and LEDs, and the instructions for connecting the peripheral devices. MBED Documents http://mbed.org/ |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |