PCF8811USLASH2DASLASH1 datasheet(34/73 Pages) PHILIPS

34 / 73 page

2004 May 17

Philips Semiconductors

Product speciﬁcation

× 128 pixels matrix LCD driver

PCF8811

13.6

Set Y address of RAM

Y[3:0] defines the Y address of the display RAM.

Table 18 X/Y address range

When the icon row is enabled this icon row (ROW 79) will

always be in bank 9 independent of the mux rate which is

programmed.

13.7

Set X address of RAM

The X address points to the columns. The range of X is

0 to 127 (7FH).

13.8

Set display start line

L[6:0] is used to select the display line address of the

display RAM to be displayed on the initial row, ROW 0.

The selection of L is limited to steps of 8. When the icon

row is selected, the selection of L is limited to steps of 16.

When a partial mode is selected, the selection of L is also

limited in steps. In addition, the selection of L = 72 is not

allowed when the icon row is enabled or disabled.

The initial row can, in turn, be set by C[6:0]. ROW 0 cannot

be set to the icon row ROW 79 when enabled.

An example of the mapping from the RAM content to the

display is illustrated in Fig.30. The content of the RAM is

not modified. This feature allows, for instance, screen

scrolling without rewriting the RAM.

CONTENT

ALLOWED

X RANGE

0000

bank 0 (display RAM)

0 to 127

0001

bank 1 (display RAM)

0 to 127

0010

bank 2 (display RAM)

0 to 127

0011

bank 3 (display RAM)

0 to 127

0100

bank 4 (display RAM)

0 to 127

0101

bank 5 (display RAM)

0 to 127

0110

bank 6 (display RAM)

0 to 127

0111

bank 7 (display RAM)

0 to 127

1000

bank 8 (display RAM)

0 to 127

1001

bank 9 (display RAM)

0 to 127

PCF8811U/2DA/1 데이터시트(PDF) 34 Page - NXP Semiconductors

PCF8811U/2DA/1 데이터시트(HTML) 34 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

데이터시트 다운로드

링크 URL