전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

EM78P451SWM 데이터시트(PDF) 13 Page - ELAN Microelectronics Corp

부품명 EM78P451SWM
상세설명  8-Bit Microcontroller with OTP ROM
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  EMC [ELAN Microelectronics Corp]
홈페이지  http://www.emc.com.tw
Logo EMC - ELAN Microelectronics Corp

EM78P451SWM 데이터시트(HTML) 13 Page - ELAN Microelectronics Corp

Back Button EM78P451SWM Datasheet HTML 9Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 10Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 11Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 12Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 13Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 14Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 15Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 16Page - ELAN Microelectronics Corp EM78P451SWM Datasheet HTML 17Page - ELAN Microelectronics Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 54 page
background image
EM78P451S
8-Bit Microcontroller with OTP ROM
Product Specification (V1.0) 06.01.2004
• 9
(This specification is subject to change without further notice)
4.1.11 RD (SPIC: SPI Control Register)
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x0D
SPIC/RD
CES
SPIE
SRO
SSE
-
SBRS2
SBRS1
SBRS0
Bit 7 (CES): Clock Edge Select bit
0 = Data shifts out on rising edge, and shifts in on falling edge. Data is on
hold during the low level.
1 = Data shifts out on falling edge, and shifts in on rising edge. Data is on
hold during the high level.
Bit 6 (SPIE): SPI Enable bit
0= Disable SPI mode
1= Enable SPI mode
Bit 5 (SRO): SPI Read Overflow bit
0 = No overflow
1 = A new data is received while the previous data is still being held in the
SPIB register. In this situation, the data in SPIS register will be destroyed.
To avoid setting this bit, users had better read SPIRB register even if only
the transmission is implemented.
NOTE
This can only occur in slave mode.
Bit 4 (SSE): SPI Shift Enable bit
0 = Reset as soon as the shifting is complete, and the next byte is ready
to shift.
1 = Start to shift, and keep on 1 while the current byte is still being
transmitted.
NOTE
This bit will reset to 0 at every one-byte transmission by the hardware
Bit 2~Bit 0 (SBRS): SPI Baud Rate Select bits
SPI baud rate table is illustrated in SPI section in later pages.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com