전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AS7C33256PFS36A 데이터시트(PDF) 10 Page - Alliance Semiconductor Corporation

부품명 AS7C33256PFS36A
상세설명  3.3V 256K x 32/36 pipelined burst synchronous SRAM
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ALSC [Alliance Semiconductor Corporation]
홈페이지  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS7C33256PFS36A 데이터시트(HTML) 10 Page - Alliance Semiconductor Corporation

Back Button AS7C33256PFS36A Datasheet HTML 6Page - Alliance Semiconductor Corporation AS7C33256PFS36A Datasheet HTML 7Page - Alliance Semiconductor Corporation AS7C33256PFS36A Datasheet HTML 8Page - Alliance Semiconductor Corporation AS7C33256PFS36A Datasheet HTML 9Page - Alliance Semiconductor Corporation AS7C33256PFS36A Datasheet HTML 10Page - Alliance Semiconductor Corporation AS7C33256PFS36A Datasheet HTML 11Page - Alliance Semiconductor Corporation AS7C33256PFS36A Datasheet HTML 12Page - Alliance Semiconductor Corporation AS7C33256PFS36A Datasheet HTML 13Page - Alliance Semiconductor Corporation AS7C33256PFS36A Datasheet HTML 14Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 20 page
background image
AS7C33256PFS32A
AS7C33256PFS36A
®
11/30/04, v.3.1
Alliance Semiconductor
P. 10 of 20
Timing characteristics for 3.3 V I/O operation
Parameter
Symbol
–166
–133
Unit
Notes1
Min
Max
Min
Max
Clock frequency
fMax
–166
–133
MHz
Cycle time
tCYC
6
–
7.5
–
ns
Clock access time
tCD
-3.5
-4.0
ns
Output enable low to data valid
tOE
–3.5
–4.0
ns
Clock high to output low Z
tLZC
0–0
–
ns
2,3,4
Data output invalid from clock high
tOH
1.5
–
1.5
–
ns
2
Output enable low to output low Z
tLZOE
0–0
–
ns
2,3,4
Output enable high to output high Z
tHZOE
–
3.5
–
4.0
ns
2,3,4
Clock high to output high Z
tHZC
–
3.5
–
4.0
ns
2,3,4
Output enable high to invalid output
tOHOE
0–0
–
ns
Clock high pulse width
tCH
2.4
–
2.5
–
ns
5
Clock low pulse width
tCL
2.3
–
2.5
–
ns
5
Address setup to clock high
tAS
1.5
–
1.5
–
ns
6
Data setup to clock high
tDS
1.5
–
1.5
–
ns
6
Write setup to clock high
tWS
1.5
–
1.5
–
ns
6,7
Chip select setup to clock high
tCSS
1.5
–
1.5
–
ns
6,8
Address hold from clock high
tAH
0.5
–
0.5
–
ns
6
Data hold from clock high
tDH
0.5
–
0.5
–
ns
6
Write hold from clock high
tWH
0.5
–
0.5
–
ns
6,7
Chip select hold from clock high
tCSH
0.5
–
0.5
–
ns
6,8
ADV setup to clock high
tADVS
1.5
–
1.5
–
ns
6
ADSP setup to clock high
tADSPS
1.5
–
1.5
–
ns
6
ADSC setup to clock high
tADSCS
1.5
–
1.5
–
ns
6
ADV hold from clock high
tADVH
0.5
–
0.5
–
ns
6
ADSP hold from clock high
tADSPH
0.5
–
0.5
–
ns
6
ADSC hold from clock high
tADSCH
0.5
–
0.5
–
ns
6
1
See “Notes” on page 17



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com