 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
82845GL 데이터시트(PDF) 39 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82845GL 데이터시트(HTML) 39 Page - Intel Corporation |
|
|
39 / 193 page  Intel® 82845G/82845GL/82845GV GMCH Datasheet 39 Signal Description 2.12 Reset States 2.12.1 Full and Warm Reset States All register bits assume their default values during full reset. A full reset occurs when PCIRST# (GMCH RSTIN#) is asserted and PWROK is deasserted. A warm reset occurs when PCIRST# (GMCH RSTIN#) is asserted and PWROK is also asserted. The following table describes the reset states. Figure 2-3. Full and Warm Reset Waveforms 1 ms min 1 ms min 1 ms min 1 ms min Write on CF9h ICH4 Power ICH4 PWROK In ICH4 PCIRST# Out GMCH RSTIN# In GMCH CPURST# Out GMCH Power GMCH PWROK In GMCH Reset State Unknown Full Reset Warm Reset Running Warm Reset Running Reset State RSTIN# PWROK Full Reset L L Warm Reset L H Does Not Occur H L Normal Operation H H |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
